Collect some IC specs for learning.
☆25Jun 25, 2024Updated 2 years ago
Alternatives and similar repositories for Integrated-Circuit-Specifications
Users that are interested in Integrated-Circuit-Specifications are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Mar 19, 2025Updated last year
- Collect some IC textbooks for learning.☆233Aug 11, 2022Updated 4 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆13Sep 7, 2015Updated 11 years ago
- Theia: ray graphic processing unit☆21Jul 17, 2014Updated 12 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- Verilog Implementation of Otsu's algorithm☆14Jan 18, 2020Updated 6 years ago
- 杭州房地产观察者☆12Jan 25, 2017Updated 9 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 3 years ago
- Parallel_Computer_Architecture经典书籍☆18May 13, 2022Updated 4 years ago
- A Arduino controled Dc load for PSU testing, battery characterization etc..☆10Aug 5, 2023Updated 3 years ago
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- P4_16 reference compiler☆23Dec 30, 2025Updated 8 months ago
- ☆19Jun 2, 2025Updated last year
- Running Catalina on the ThinkPad X220 - Note I do not own an X220 anymore, and I will barely be able to help.☆15Dec 28, 2020Updated 5 years ago
- 计算机组织与设计硬件软件接口 原书与伯克利大学哔哩哔哩视频课件☆22May 13, 2022Updated 4 years ago
- This repo consists of the implementation of ADAS algorithms on Arduino, namely, Adaptive Cruise Control and Autonomous Lane Keeping. It a…☆13Sep 29, 2020Updated 5 years ago
- A waveform generator based on XR2206 and Arduino☆14Jan 10, 2023Updated 3 years ago
- UVM and System Verilog Manuals☆58Feb 11, 2019Updated 7 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- dcload controlled by raspberry pi☆12Mar 9, 2020Updated 6 years ago
- A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划☆377May 5, 2024Updated 2 years ago
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆14Dec 19, 2020Updated 5 years ago
- ARM Architecture文档☆38May 28, 2022Updated 4 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆16Jun 25, 2025Updated last year
- KASIRGA - GUN | RV32IMCX☆10Aug 14, 2024Updated 2 years ago
- LC6500DMD python control☆11Nov 15, 2016Updated 9 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Exemplos do kit SAME70-XPLD☆11Jun 19, 2024Updated 2 years ago
- fubarino.github.com☆15Mar 9, 2021Updated 5 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 8 years ago
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆19May 14, 2021Updated 5 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆16Jan 21, 2026Updated 8 months ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 5 years ago
- In this project, Canny edge detection, one of the efficient edge detection algorithms is implemented on a Zedboard FPGA using verilog. Th…☆27Oct 15, 2021Updated 4 years ago