kaitoukito / Integrated-Circuit-SpecificationsLinks
Collect some IC specs for learning.
☆17Updated last year
Alternatives and similar repositories for Integrated-Circuit-Specifications
Users that are interested in Integrated-Circuit-Specifications are comparing it to the libraries listed below
Sorting:
- DDR4 Simulation Project in System Verilog☆42Updated 10 years ago
- This is the repository for the IEEE version of the book☆68Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆56Updated last year
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆61Updated 4 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- ☆31Updated 4 months ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Updated 6 years ago
- Verilog/SystemVerilog Guide☆69Updated last year
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆46Updated 10 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Collect some IC textbooks for learning.☆151Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Generic Register Interface (contains various adapters)☆125Updated this week
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- AMBA 3 AHB UVM TB☆32Updated 6 years ago
- Introductory course into static timing analysis (STA).☆96Updated last month
- ☆29Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- A repository for SystemC Learning examples☆70Updated 2 years ago
- Implementation of the PCIe physical layer☆47Updated last month
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆138Updated 3 weeks ago
- Vector processor for RISC-V vector ISA☆125Updated 4 years ago
- Course content for the University of Bristol Design Verification course.☆58Updated 10 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 months ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated 3 weeks ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago