Collect some IC specs for learning.
☆25Jun 25, 2024Updated 2 years ago
Alternatives and similar repositories for Integrated-Circuit-Specifications
Users that are interested in Integrated-Circuit-Specifications are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Mar 19, 2025Updated last year
- Collect some IC textbooks for learning.☆224Aug 11, 2022Updated 4 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Sep 7, 2015Updated 10 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- 命令行磁力链接查询工具☆14Dec 1, 2018Updated 7 years ago
- Logical Table Based Switch Software Development Kit☆15Jul 13, 2022Updated 4 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- Verilog Implementation of Otsu's algorithm☆14Jan 18, 2020Updated 6 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- The system is a FPGA-based system that can recognize object in videos.☆17Apr 29, 2025Updated last year
- A Arduino controled Dc load for PSU testing, battery characterization etc..☆10Aug 5, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Parallel_Computer_Architecture经典书籍☆17May 13, 2022Updated 4 years ago
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- P4_16 reference compiler☆23Dec 30, 2025Updated 7 months ago
- ☆18Jun 2, 2025Updated last year
- 计算机组织与设计硬件软件接口 原书与伯克利大学哔哩哔哩视频课件☆22May 13, 2022Updated 4 years ago
- This repo consists of the implementation of ADAS algorithms on Arduino, namely, Adaptive Cruise Control and Autonomous Lane Keeping. It a…☆13Sep 29, 2020Updated 5 years ago
- C memory allocator with selectable First/Next/Best-Fit, per-allocation tracing, optional mark-and-sweep GC, and a configurable logging AP…☆16May 8, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- dcload controlled by raspberry pi☆12Mar 9, 2020Updated 6 years ago
- A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划☆369May 5, 2024Updated 2 years ago
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆14Dec 19, 2020Updated 5 years ago
- ARM Architecture文档☆38May 28, 2022Updated 4 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆16Jun 25, 2025Updated last year
- KASIRGA - GUN | RV32IMCX☆12Aug 14, 2024Updated 2 years ago
- LC6500DMD python control☆11Nov 15, 2016Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- fubarino.github.com☆15Mar 9, 2021Updated 5 years ago
- Senior Design Project at UW-Madison ECE☆18May 4, 2023Updated 3 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆19May 14, 2021Updated 5 years ago
- FPGA实现动态图像识别☆25Jul 31, 2020Updated 6 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆17Jan 21, 2026Updated 6 months ago