Introduction to Chip Design
☆69Jul 3, 2026Updated last month
Alternatives and similar repositories for chip-design-intro
Users that are interested in chip-design-intro are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The SoC for the introduction to chip design course spring 2026☆19May 22, 2026Updated 2 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 3 months ago
- Advanced Integrated Circuits 2024☆23Nov 16, 2024Updated last year
- A parameterizable Weight-Stationary 2D Systolic Array implemented in Verilog for hardware-accelerated matrix multiplication☆41Jul 13, 2026Updated 3 weeks ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆25Oct 24, 2022Updated 3 years ago
- Custom IC Creator Simulation tools☆27Jun 22, 2026Updated last month
- ASIC implementation flow infrastructure, successor to OpenLane☆494Updated this week
- wafer.space GF180MCU Run 1☆38Apr 27, 2026Updated 3 months ago
- Python port of xsection script for KLayout☆18Jul 1, 2026Updated last month
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆114Jul 22, 2026Updated last week
- Examples for photonic design and simulation problems using various tools and methods.☆12Mar 21, 2023Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆261Updated this week
- Library of FPGA architectures☆34Jul 20, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Blender GDSII Importer with PDK Support☆138Jul 16, 2026Updated 2 weeks ago
- ☆63Jul 11, 2025Updated last year
- Home of the open-source EDA course.☆55Jun 12, 2025Updated last year
- ☆36Updated this week
- Custom IC Design Platform☆112Updated this week
- A current mode buck converter on the SKY130 PDK☆38Jun 17, 2021Updated 5 years ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆18Updated this week
- An FPGA design for simulating biological neurons☆19Jul 5, 2024Updated 2 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆436Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆65Mar 12, 2026Updated 4 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆957Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆789Updated this week
- Open source process design kit for 28nm open process☆87Apr 23, 2024Updated 2 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure☆66Updated this week
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- This is a complementary extension to the https://hub.docker.com/r/hpretl/iic-osic-tools Docker image, adding support for RF simulations a…☆17Apr 6, 2026Updated 3 months ago
- “Build It. Test It. Publish It.” This year’s program emphasizes not only open-source design and tapeout, but also reproducible results, m…☆93Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆28Updated this week
- ☆46Feb 1, 2026Updated 6 months ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 6 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆81Updated this week
- ☆27Jul 8, 2026Updated 3 weeks ago
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated 3 weeks ago
- Development repository for openEMS workflow for IHP SG13G2☆64Jul 12, 2026Updated 3 weeks ago