os-chip-design / chip-design-introLinks
Introduction to Chip Design
☆50Updated 2 weeks ago
Alternatives and similar repositories for chip-design-intro
Users that are interested in chip-design-intro are comparing it to the libraries listed below
Sorting:
- Raptor end-to-end FPGA Compiler and GUI☆94Updated last year
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Updated 5 months ago
- For mosbius.org website☆29Updated 6 months ago
- Interchange formats for chip design.☆36Updated 3 weeks ago
- Library of open source Process Design Kits (PDKs)☆65Updated 2 weeks ago
- Hardware Description Library☆88Updated 9 months ago
- BAG framework☆41Updated last year
- Fabric generator and CAD tools graphical frontend☆17Updated 5 months ago
- An automatic clock gating utility☆52Updated 9 months ago
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Updated last year
- SiliconCompiler Design Gallery☆58Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Prefix tree adder space exploration library☆56Updated this week
- Fixed point math library for SystemVerilog☆41Updated last year
- ☆86Updated 3 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆59Updated last month
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 7 months ago
- Advanced Integrated Circuits 2024☆24Updated last year
- An open source PDK using TIGFET 10nm devices.☆55Updated 3 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆50Updated last year
- Fabric generator and CAD tools.☆214Updated last week
- Primitives for GF180MCU provided by GlobalFoundries.☆55Updated 2 years ago
- ☆40Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated last week
- ☆59Updated 6 months ago
- ☆38Updated 3 years ago
- ☆58Updated 10 months ago
- Verilog-A simulation models☆91Updated 3 months ago
- Open-source version of SLiCAP, implemented in python☆37Updated last year
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆118Updated 4 years ago