PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambling rules. Implemented in Verilog, Suitable for PIPE, Supports Enable/Disable Feature for debug purposes
☆15Jul 5, 2025Updated 8 months ago
Alternatives and similar repositories for PCIe_Scrambler
Users that are interested in PCIe_Scrambler are comparing it to the libraries listed below
Sorting:
- A social movie rating platform where users can follow each other, rate films, and share their thoughts through comments.☆13Dec 15, 2022Updated 3 years ago
- Yıldız Teknik Üniversitesi Bilgisayar Mühendisliği Bölüme Lisans ve Yüksek Lisansa Dair Genel Bilgiler, Ders Notları, Ders slaytları, Örn…☆430Feb 12, 2026Updated 3 weeks ago
- Telegram Bot for YTU Dining Hall Menu☆15May 9, 2022Updated 3 years ago
- Lecture information☆10Jan 8, 2024Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆102Jan 27, 2024Updated 2 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- ☆11Nov 11, 2024Updated last year
- A simple image segmentation model called ‘my_FCN’ is compared with a conventional U-Net architecture and DeepLabV3+ on a subset of the Ci…☆12Dec 4, 2022Updated 3 years ago
- Segmentation of a video frame into ground and upright objects using sparse and dense optical flow techniques in OpenCV.☆11Jun 12, 2020Updated 5 years ago
- ☆14Feb 23, 2026Updated 2 weeks ago
- SGMII☆13Jul 17, 2014Updated 11 years ago
- ☆11Jul 25, 2021Updated 4 years ago
- Object recognition program using a convolutional neural network (CNN) to detect features from NAIP aerial imagery.☆13Aug 12, 2020Updated 5 years ago
- Solving rectangle-fit problem using meta-heuristic approaches☆12Jan 20, 2017Updated 9 years ago
- Ninova'daki dosyaları toplu bir şekilde indirmek için bir Python programı☆12Oct 3, 2024Updated last year
- ☆11Jun 13, 2018Updated 7 years ago
- ☆15Aug 2, 2024Updated last year
- Chapter 13 Learning to Run in book Deep Reinforcement Learning: code example of solving NIPS 2017: Learning to Run challenge with paralle…☆13Jul 4, 2021Updated 4 years ago
- IP Catalog for Raptor.☆17Dec 6, 2024Updated last year
- ☆12Aug 6, 2022Updated 3 years ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 7 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- ☆18Feb 6, 2024Updated 2 years ago
- GA algorithm to solve bin packing and production scheduling problems☆14Sep 11, 2022Updated 3 years ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆19Jun 24, 2019Updated 6 years ago
- Lambda function that creates a Faiss index for a DynamoDB table☆18Nov 26, 2020Updated 5 years ago
- ☆14Sep 25, 2023Updated 2 years ago
- Floating-point matrix multiplication implementation (arbitrary precision)☆17Aug 3, 2021Updated 4 years ago
- Trained a 114 million Parameter LLM from Scratch.☆19Jul 21, 2024Updated last year
- In this workflow we demonstrate using SDG + TAO for a freespace segmentation application☆19Oct 19, 2022Updated 3 years ago
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Feb 26, 2022Updated 4 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- This project integrates autonomous forklift control using Isaac Sim and ROS, enabling real-time monitoring and interaction. The system au…☆26Feb 3, 2025Updated last year
- 2D Systolic Array Multiplier☆24Jan 27, 2024Updated 2 years ago
- ☆20Nov 4, 2025Updated 4 months ago
- Read chapters directly from this repo - do not use GitHub Pages link.☆88Feb 9, 2026Updated last month
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆20Dec 15, 2019Updated 6 years ago
- ☆21Jan 15, 2021Updated 5 years ago