baselkelziye / PCIe_Scrambler
PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambling rules. Implemented in Verilog, Suitable for PIPE, Supports Enable/Disable Feature for debug purposes
☆13Updated this week
Related projects ⓘ
Alternatives and complementary repositories for PCIe_Scrambler
- Yıldız Teknik Üniversitesi Bilgisayar Mühendisliği Bölüme Lisans ve Yüksek Lisansa Dair Genel Bilgiler, Ders Notları, Ders slaytları, Örn…☆235Updated this week
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆14Updated last year
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆189Updated 3 years ago
- 5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.☆21Updated last year
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆97Updated 5 months ago
- KASIRGA-GUN | RV32IMCX☆12Updated 3 months ago
- You can find the documents, assignments and projects of some of the courses given in Electronics and Communication engineering at Istanbu…☆48Updated 4 months ago
- KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi☆142Updated last year
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆13Updated last year
- Istanbul Technical University. Lecture notes, homeworks, exams etc.☆65Updated last year
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆12Updated last year
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆19Updated last year
- Ninova'daki dosyaları toplu bir şekilde indirmek için bir Python programı☆13Updated last month
- ☆17Updated 3 years ago
- Yildiz Technical University, Computer Engineering Lecture Notes + Slides + Homeworks + Examples☆172Updated 2 years ago
- This course is given in TOBB ETU for Fall 2022-2023 semester as a second grade lecture. You can find lecture notes and Verilog codes rela…☆46Updated last year
- Practices related to the fundamental level of the programming language Verilog.☆10Updated last year
- 64-bit RISC-V processor☆12Updated last year
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆15Updated 2 years ago
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆9Updated 2 years ago
- Telegram Bot for YTU Dining Hall Menu☆15Updated 2 years ago
- Türkçe Doğal Dil İşleme (NLP) alanındaki kaynakları bir araya getiren bu repoyla, profesyonel yolculuğunuzda sizlere rehberlik etmeyi hed…☆218Updated last year
- Bu dosyada daha önce kullandığım ve kullanmaya devam ettiğim yapay zeka (genel olarak deep learning) ve yapay zeka matematiğinde bilinmes…☆49Updated 3 years ago
- Some C programming examples that I developed as classwork and also for enhance my coding and algorithm skills☆19Updated 2 years ago
- Single Cycle RISC MIPS Processor☆30Updated 3 years ago
- SystemVerilog Tutorial☆114Updated 11 months ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆26Updated last year
- ☆29Updated 3 months ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆24Updated 3 years ago