baselkelziye / PCIe_ScramblerLinks
PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambling rules. Implemented in Verilog, Suitable for PIPE, Supports Enable/Disable Feature for debug purposes
☆14Updated 4 months ago
Alternatives and similar repositories for PCIe_Scrambler
Users that are interested in PCIe_Scrambler are comparing it to the libraries listed below
Sorting:
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆213Updated 4 years ago
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆36Updated 4 months ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆20Updated 2 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆17Updated 2 years ago
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆109Updated last year
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11Updated last year
- KASIRGA-GUN | RV32IMCX☆11Updated last year
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆13Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated 2 years ago
- 64-bit RISC-V processor☆16Updated 2 years ago
- ☆14Updated 3 years ago
- ☆13Updated 7 months ago
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆18Updated 2 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆31Updated last year
- ☆17Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆160Updated last year
- Lecture about FIR filter on an FPGA☆12Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- 5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.☆24Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- Design Verification Engineer interview preparation guide.☆38Updated 4 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆112Updated 2 years ago
- ☆15Updated 2 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆15Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆29Updated last year
- ☆22Updated 2 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆18Updated 3 years ago
- ☆19Updated 2 weeks ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago