baselkelziye / PCIe_Scrambler

PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambling rules. Implemented in Verilog, Suitable for PIPE, Supports Enable/Disable Feature for debug purposes
13Updated this week

Related projects

Alternatives and complementary repositories for PCIe_Scrambler