Alternatives and similar repositories for rules_verilog

Users that are interested in rules_verilog are comparing it to the libraries listed below

• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆151Updated last month
• chipsalliance / fpga-interchange-schema
  ☆59Updated 3 years ago
• kkiningh / rules_verilator
  Bazel build rules for Verilator
  ☆24Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 6 months ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆100Updated this week
• Raamakrishnan / verilog-filelist-parser
  A Verilog Filelist parser in Rust
  ☆11Updated 3 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆62Updated last month
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆120Updated 2 years ago
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆56Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆51Updated 8 months ago
• pieter3d / simview
  ☆88Updated 2 months ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆104Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆49Updated last year
• efabless / sky130_sram_macros_old
  ☆38Updated 3 years ago
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆38Updated 4 years ago
• antmicro / sv-bugpoint
  ☆34Updated last week
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆116Updated last year
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆81Updated 3 weeks ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆99Updated 3 years ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆35Updated 5 years ago
• pulp-platform / cheshire-ihp130-o
  ☆58Updated 9 months ago
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆42Updated 3 weeks ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆65Updated last year
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆163Updated last month
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆89Updated last month
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆113Updated last year
• bsc-loca / sargantana
  ☆121Updated 4 months ago