Bazel build rules for compiling Verilog
☆22Mar 4, 2024Updated 2 years ago
Alternatives and similar repositories for rules_verilog
Users that are interested in rules_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Bazel build rules for Verilator☆24Apr 4, 2024Updated 2 years ago
- Bazel rules for Xilinx Vivado☆20Sep 1, 2022Updated 3 years ago
- Rules for performing tasks related to FPGA development in Bazel.☆12Aug 12, 2021Updated 4 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- "High density" digital standard cells for SKY130 provided by SkyWater.☆26Feb 22, 2023Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 5 months ago
- Hermetic C/C++ toolchains for Bazel☆12May 12, 2025Updated last year
- Automatic generation of real number models from analog circuits☆49Apr 2, 2024Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆34Updated this week
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆166Jul 8, 2026Updated last week
- This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…☆21May 8, 2024Updated 2 years ago
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Python package for creating and solving constrained randomization problems.☆19Jul 14, 2026Updated last week
- A alfred workflow of yabai☆10Aug 14, 2019Updated 6 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- High quality and composable RTL libraries in SystemVerilog☆43Updated this week
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 8 months ago
- An implementation of the Meshless Voronoi algorithm (see: https://hal.inria.fr/hal-01927559/file/voroGPU.pdf)☆24Nov 18, 2024Updated last year
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆11Apr 25, 2020Updated 6 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 3 months ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- Benchmarking tool for bazel☆42May 19, 2026Updated 2 months ago
- Simple Kubernetes client for Go☆11Feb 1, 2017Updated 9 years ago
- Detailed examples demonstrating cross-platform building with Bazel☆11Dec 1, 2017Updated 8 years ago
- ☆14Jul 14, 2015Updated 11 years ago
- Classes and command-line utilities for interacting with BibTeX style databases☆17Nov 12, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 🚀 LLM inference optimization simulator, modeling compute-bound prefill and memory-bound decode phases.☆14Jul 12, 2025Updated last year
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆43Jul 24, 2024Updated last year
- IRSIM switch-level simulator for digital circuits☆37Nov 13, 2025Updated 8 months ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- ☆12May 20, 2021Updated 5 years ago
- ☆14Oct 30, 2024Updated last year
- ☆12May 16, 2025Updated last year