Bazel build rules for compiling Verilog
☆22Mar 4, 2024Updated 2 years ago
Alternatives and similar repositories for rules_verilog
Users that are interested in rules_verilog are comparing it to the libraries listed below
Sorting:
- Bazel build rules for Verilator☆24Apr 4, 2024Updated last year
- Rules for performing tasks related to FPGA development in Bazel.☆12Aug 12, 2021Updated 4 years ago
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 9 months ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆156Dec 9, 2025Updated 3 months ago
- A Python package for creating and solving constrained randomization problems.☆18Oct 14, 2024Updated last year
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- Hermetic C/C++ toolchains for Bazel☆11May 12, 2025Updated 10 months ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- An implementation of the Meshless Voronoi algorithm (see: https://hal.inria.fr/hal-01927559/file/voroGPU.pdf)☆18Nov 18, 2024Updated last year
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 8 months ago
- This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…☆21May 8, 2024Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆34Updated this week
- gcc+newlib and gcc+glibc toolchains☆17Apr 12, 2019Updated 6 years ago
- Demo: how to create a custom EBRICK☆25Nov 20, 2024Updated last year
- ☆23Jun 6, 2023Updated 2 years ago
- Zed Starlark Extension☆27Mar 1, 2026Updated 3 weeks ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- A alfred workflow of yabai☆10Aug 14, 2019Updated 6 years ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 11 months ago
- Command-line utility to return Zotero record field values given a Zotero select link, an item key, or even just a file attachment☆10Dec 23, 2023Updated 2 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 4 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- bhyve virtual machine manager☆12May 3, 2024Updated last year
- ☆11Apr 25, 2020Updated 5 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆16Feb 24, 2026Updated 3 weeks ago
- ☆14Jul 14, 2015Updated 10 years ago
- SockLog configuration for Void Linux☆12Dec 26, 2021Updated 4 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- Benchmarking tool for bazel☆39Jan 7, 2026Updated 2 months ago
- Simple Kubernetes client for Go☆11Feb 1, 2017Updated 9 years ago
- Detailed examples demonstrating cross-platform building with Bazel☆11Dec 1, 2017Updated 8 years ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆41Jul 24, 2024Updated last year
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- 🚀 LLM inference optimization simulator, modeling compute-bound prefill and memory-bound decode phases.☆14Jul 12, 2025Updated 8 months ago
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆33Nov 6, 2024Updated last year
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- ☆12May 20, 2021Updated 4 years ago