Bazel build rules for compiling Verilog
☆22Mar 4, 2024Updated last year
Alternatives and similar repositories for rules_verilog
Users that are interested in rules_verilog are comparing it to the libraries listed below
Sorting:
- Bazel rules for Xilinx Vivado☆20Sep 1, 2022Updated 3 years ago
- Bazel build rules for Verilator☆24Apr 4, 2024Updated last year
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- Rules for performing tasks related to FPGA development in Bazel.☆12Aug 12, 2021Updated 4 years ago
- A simple library to use Rust's type system to handle endianness.☆17Jan 30, 2026Updated last month
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆155Dec 9, 2025Updated 2 months ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆23Feb 22, 2023Updated 3 years ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 weeks ago
- This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…☆20May 8, 2024Updated last year
- Zed Starlark Extension☆26Sep 26, 2025Updated 5 months ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 8 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆34Updated this week
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- A new hermetic toolchain for bazel☆33Feb 3, 2023Updated 3 years ago
- Benchmarking tool for bazel☆39Jan 7, 2026Updated last month
- A LEF/DEF Utility.☆33Aug 15, 2019Updated 6 years ago
- ☆37Sep 19, 2024Updated last year
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Feb 19, 2026Updated last week
- ☆14May 24, 2025Updated 9 months ago
- ☆11Apr 25, 2020Updated 5 years ago
- ☆13Jul 22, 2022Updated 3 years ago
- Linux kernel driver for the Exar xr21v141x "vizzini" UART☆10Jul 2, 2015Updated 10 years ago
- Toolkit for Dynamic Python code manipulations☆11Oct 19, 2024Updated last year
- A minimal bash tool to convert video files to any other supported media files using yt-dlp and ffmpeg.☆22Jan 11, 2026Updated last month
- WebAssembly Virtual Machine, which aim to run on micro-controller☆53Jun 6, 2022Updated 3 years ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆41Jul 24, 2024Updated last year
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Balance Calculator for Oxygen Not Included☆11Jan 4, 2022Updated 4 years ago
- An open source 3GPP LTE implementation. (GitHub import of https://sourceforge.net/projects/openlte/)☆10Mar 7, 2017Updated 8 years ago
- Unofficial mirror of sourceware binutils-gdb repository. Updated daily.☆11Mar 21, 2023Updated 2 years ago