Lightelligence / rules_verilog

Related projects ⓘ

Alternatives and complementary repositories for rules_verilog

• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆119Updated this week
• agoessling / rules_vivado
  Bazel rules for Xilinx Vivado
  ☆18Updated 2 years ago
• chipsalliance / fpga-interchange-schema
  ☆52Updated 2 years ago
• pieter3d / simview
  ☆76Updated 8 months ago
• kkiningh / rules_verilator
  Bazel build rules for Verilator
  ☆24Updated 7 months ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆33Updated 4 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆52Updated last month
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 9 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆67Updated 6 months ago
• chipsalliance / UHDM-integration-tests
  ☆30Updated last year
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆32Updated last month
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆138Updated 3 weeks ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆47Updated 9 months ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated 8 months ago
• pulp-platform / axi_riscv_atomics
  AXI Adapter(s) for RISC-V Atomic Operations
  ☆58Updated 2 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆42Updated last month
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆81Updated 6 months ago
• chipsalliance / uvm-verilator
  ☆75Updated last year
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆46Updated this week
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆93Updated last week
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 2 weeks ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆46Updated this week
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆76Updated 2 years ago
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
  ☆47Updated this week
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆77Updated 2 weeks ago
• f4pga / prjuray
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆71Updated 2 years ago
• anikau31 / systemc-clang
  This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
  ☆79Updated last month
• mattvenn / instrumented_adder
  Instrumenting adders to measure speed
  ☆13Updated 2 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆31Updated 2 weeks ago
• verilator / verilator-announce
  Announcements related to Verilator
  ☆38Updated 4 years ago