Alternatives and similar repositories for rules_verilog:

Users that are interested in rules_verilog are comparing it to the libraries listed below

• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆124Updated this week
• chipsalliance / fpga-interchange-schema
  ☆52Updated 2 years ago
• kkiningh / rules_verilator
  Bazel build rules for Verilator
  ☆24Updated 9 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆53Updated 2 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆69Updated 8 months ago
• Raamakrishnan / verilog-filelist-parser
  A Verilog Filelist parser in Rust
  ☆10Updated 2 years ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆55Updated this week
• alexander-forster / cohdl
  A Python to VHDL compiler
  ☆15Updated 4 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆43Updated 6 months ago
• anikau31 / systemc-clang
  This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
  ☆79Updated 3 months ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆33Updated last month
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• mattvenn / instrumented_adder
  Instrumenting adders to measure speed
  ☆13Updated 2 years ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆95Updated 2 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated 11 months ago
• agoessling / rules_vivado
  Bazel rules for Xilinx Vivado
  ☆18Updated 2 years ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 2 months ago
• pieter3d / simview
  ☆76Updated 10 months ago
• pulp-platform / cheshire-ihp130-o
  ☆31Updated 3 months ago
• pulp-platform / axi_riscv_atomics
  AXI Adapter(s) for RISC-V Atomic Operations
  ☆60Updated 4 months ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆36Updated last month
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆80Updated 8 months ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆85Updated 3 months ago
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆42Updated 2 years ago
• byuccl / bfat
  Bitstream Fault Analysis Tool
  ☆13Updated last year
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆49Updated 9 years ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆42Updated 3 months ago
• chipsalliance / uvm-verilator
  ☆81Updated last year
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆20Updated 2 years ago