Bazel build rules for compiling Verilog
☆22Mar 4, 2024Updated 2 years ago
Alternatives and similar repositories for rules_verilog
Users that are interested in rules_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Bazel build rules for Verilator☆24Apr 4, 2024Updated 2 years ago
- Bazel rules for Xilinx Vivado☆20Sep 1, 2022Updated 3 years ago
- Rules for performing tasks related to FPGA development in Bazel.☆12Aug 12, 2021Updated 4 years ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated last month
- "High density" digital standard cells for SKY130 provided by SkyWater.☆24Feb 22, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆159May 1, 2026Updated last month
- A Python package for creating and solving constrained randomization problems.☆19Oct 14, 2024Updated last year
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 4 months ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated 2 years ago
- An implementation of the Meshless Voronoi algorithm (see: https://hal.inria.fr/hal-01927559/file/voroGPU.pdf)☆24Nov 18, 2024Updated last year
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 10 months ago
- This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…☆21May 8, 2024Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆34May 26, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- IRSIM switch-level simulator for digital circuits☆37Nov 13, 2025Updated 6 months ago
- Demo: how to create a custom EBRICK☆26Nov 20, 2024Updated last year
- ☆23Jun 6, 2023Updated 3 years ago
- Zed Starlark Extension☆31Mar 1, 2026Updated 3 months ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- A alfred workflow of yabai☆10Aug 14, 2019Updated 6 years ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- Command-line utility to return Zotero record field values given a Zotero select link, an item key, or even just a file attachment☆10Dec 23, 2023Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆31Jul 12, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 6 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- ☆11Apr 25, 2020Updated 6 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆37Apr 9, 2026Updated 2 months ago
- ☆14Jul 14, 2015Updated 10 years ago
- SockLog configuration for Void Linux☆13Dec 26, 2021Updated 4 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- Benchmarking tool for bazel☆41May 19, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Detailed examples demonstrating cross-platform building with Bazel☆11Dec 1, 2017Updated 8 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆43Jul 24, 2024Updated last year
- 🚀 LLM inference optimization simulator, modeling compute-bound prefill and memory-bound decode phases.☆14Jul 12, 2025Updated 10 months ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- ☆12May 20, 2021Updated 5 years ago
- ☆14Oct 30, 2024Updated last year