Alternatives and similar repositories for rules_verilog

Users that are interested in rules_verilog are comparing it to the libraries listed below

• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆137Updated this week
• chipsalliance / fpga-interchange-schema
  ☆56Updated 3 years ago
• kkiningh / rules_verilator
  Bazel build rules for Verilator
  ☆24Updated last year
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆71Updated last month
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• Raamakrishnan / verilog-filelist-parser
  A Verilog Filelist parser in Rust
  ☆11Updated 3 years ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆47Updated 11 months ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆85Updated 2 weeks ago
• Kuree / hgdb
  Hardware generator debugger
  ☆75Updated last year
• pieter3d / simview
  ☆79Updated last year
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆40Updated last month
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆59Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 4 months ago
• efabless / sky130_sram_macros_old
  ☆38Updated 3 years ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆155Updated 2 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆59Updated 10 months ago
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆115Updated 10 months ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆36Updated 5 months ago
• Kuree / kratos
  Debuggable hardware generator
  ☆69Updated 2 years ago
• antmicro / sv-bugpoint
  ☆28Updated 2 weeks ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆47Updated 7 months ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆92Updated 10 months ago
• rdaly525 / coreir
  ☆103Updated 3 years ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆148Updated last week
• pulp-platform / cheshire-ihp130-o
  ☆49Updated 4 months ago
• B-Lang-org / bdw
  BSC Development Workstation (BDW)
  ☆30Updated 9 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆117Updated last year
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆108Updated 9 months ago