Alternatives and similar repositories for PyAMI:

Users that are interested in PyAMI are comparing it to the libraries listed below

• capn-freako / ibisami
  A public domain IBIS-AMI model creation infrastructure for all to share.
  ☆12Updated last month
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆105Updated last week
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆27Updated last week
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆39Updated last year
• yrrapt / caravel_amsat_txrx_ic
  ☆30Updated 4 years ago
• tclarke / sky130radio
  components and examples for creating radio ICs using the open skywater 130nm PDK
  ☆18Updated 4 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆49Updated 2 years ago
• StanfordVLSI / DaVE
  tools regarding on analog modeling, validation, and generation
  ☆22Updated last year
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆31Updated 8 months ago
• USCPOSH / AMS_KGD
  A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
  ☆36Updated 3 years ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 8 months ago
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆20Updated 2 years ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆37Updated 2 years ago
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆30Updated last year
• StanfordVLSI / dragonphy2
  Open Source PHY v2
  ☆27Updated 11 months ago
• westonb / open-pmic
  A current mode buck converter on the SKY130 PDK
  ☆27Updated 3 years ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆29Updated last week
• mabrains / OpenAnalogDesign
  Open Analog Design Environment
  ☆23Updated last year
• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆26Updated 2 years ago
• muhammadaldacher / Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS
  This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.
  ☆23Updated 6 years ago
• rnunes2311 / SAR_ADC_12bit
  12 bit SAR ADC IP in Skywater 130 nm PDK
  ☆16Updated 10 months ago
• efabless / sky130_klayout_pdk
  Skywaters 130nm Klayout PDK
  ☆23Updated 2 months ago
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆33Updated 5 years ago
• richard259 / serdespy
  Python library for SerDes modelling
  ☆67Updated 8 months ago
• wulffern / tt06-sar
  SAR ADC on tiny tapeout
  ☆39Updated 2 months ago
• martinjankoehler / klayout-pex
  Parasitic Extraction for KLayout
  ☆17Updated this week
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆32Updated 2 years ago
• arutema47 / sar-adc
  Model SAR ADC with python!
  ☆20Updated 2 years ago
• r09g / iadc
  12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm
  ☆18Updated last year
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆42Updated 9 months ago