capn-freako / PyAMI

Related projects ⓘ

Alternatives and complementary repositories for PyAMI

• gdsfactory / skywater130
  skywater 130nm pdk
  ☆26Updated last month
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆98Updated last month
• dwarning / VA-Models
  Verilog-A simulation models
  ☆53Updated last week
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆34Updated last year
• richard259 / serdespy
  Python library for SerDes modelling
  ☆57Updated 4 months ago
• bluecheetah / cbag
  A C++ VLSI circuit schematic and layout database library
  ☆13Updated 4 months ago
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆29Updated 4 months ago
• kevjzheng / JLSD
  ☆19Updated 4 months ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆37Updated 7 months ago
• capn-freako / ibisami
  A public domain IBIS-AMI model creation infrastructure for all to share.
  ☆11Updated last year
• muhammadaldacher / Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS
  This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.
  ☆20Updated 5 years ago
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆35Updated 2 weeks ago
• klayoutmatthias / tf_import
  Reads a Cadence techfile into KLayout and produces layer properties from it
  ☆23Updated last year
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆43Updated last year
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆39Updated 4 months ago
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆26Updated 4 years ago
• bmurmann / Ngspice-on-Colab
  Sandbox for experimenting with Ngspice and open PDKs in Google Colab
  ☆21Updated 5 months ago
• efabless / sky130_klayout_pdk
  Skywaters 130nm Klayout PDK
  ☆19Updated last month
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆39Updated 2 months ago
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 3 years ago
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆19Updated last year
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆26Updated 3 weeks ago
• cogenda / VA-BSIM48
  Verilog-A implementation of MOSFET model BSIM4.8
  ☆11Updated 5 years ago
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆30Updated 10 months ago
• mabrains / gdsfactory-generic-pdk
  Generic Process Design Kit for Gdsfactory
  ☆16Updated 6 months ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆33Updated 2 years ago
• yrrapt / caravel_amsat_txrx_ic
  ☆29Updated 3 years ago
• tclarke / sky130radio
  components and examples for creating radio ICs using the open skywater 130nm PDK
  ☆17Updated 3 years ago
• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆26Updated 2 years ago