Alternatives and similar repositories for manticore

Users that are interested in manticore are comparing it to the libraries listed below

• riscvarchive / configuration-structure
  RISC-V Configuration Structure
  ☆41Updated last year
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 6 months ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆95Updated this week
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆29Updated last year
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆34Updated 6 months ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆85Updated 2 weeks ago
• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆35Updated 4 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆50Updated last week
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆92Updated 3 years ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆112Updated 5 months ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆64Updated last week
• 0xADE1A1DE / CryptOpt
  CryptOpt: Verified Compilation with Randomized Program Search for Cryptographic Primitives
  ☆65Updated last year
• IBM / ACE-RISCV
  Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for embedded RISC-V systems with focus on a …
  ☆198Updated this week
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆90Updated 2 weeks ago
• diodesign / diosix
  A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
  ☆200Updated last year
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆95Updated 3 weeks ago
• oxidecomputer / quartz
  Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.
  ☆16Updated last week
• rust-vmm / vm-fdt
  ☆19Updated last year
• CharlyCst / miralis
  Miralis is a RISC-V firmware that virtualizes RISC-V firmware
  ☆42Updated last week
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆126Updated last week
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆37Updated 4 years ago
• stefanpie / sa-placer
  ☆16Updated last year
• keystone-enclave / keystone-demo
  Demo host and enclave applications exercising most functionality.
  ☆32Updated 2 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆64Updated 2 weeks ago
• phayes / sidefuzz
  Fuzzer to automatically find side-channel (timing) vulnerabilities
  ☆123Updated 4 years ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆24Updated 2 months ago
• anishathalye / notary
  Notary: A Device for Secure Transaction Approval 📟
  ☆28Updated 11 months ago