Alternatives and similar repositories for manticore

Users that are interested in manticore are comparing it to the libraries listed below

• riscvarchive / configuration-structure
  RISC-V Configuration Structure
  ☆41Updated last year
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆29Updated last year
• oxidecomputer / quartz
  Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.
  ☆15Updated this week
• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆35Updated 4 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆50Updated last week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 4 months ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆125Updated 5 months ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆79Updated 2 months ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆64Updated this week
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆90Updated last week
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆111Updated 3 months ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆92Updated this week
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆92Updated 2 years ago
• daniellustig / coatcheck
  COATCheck
  ☆13Updated 7 years ago
• rust-vmm / vm-fdt
  ☆19Updated last year
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆34Updated 4 months ago
• CharlyCst / miralis
  Miralis is a RISC-V firmware that virtualizes RISC-V firmware
  ☆38Updated last month
• IBM / ACE-RISCV
  Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for embedded RISC-V systems with focus on a …
  ☆193Updated 2 weeks ago
• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆24Updated 2 weeks ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 3 years ago
• chipsalliance / caliptra-mcu-sw
  Caliptra MCU Software
  ☆21Updated this week
• mosscomp / moss
  A computer for human beings.
  ☆47Updated last year
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆93Updated this week
• crocs-muni / ct-tools
  A repository of tools for verifying constant-timeness
  ☆18Updated 9 months ago
• verified-HRoT / dice-star
  ☆20Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• stefanpie / sa-placer
  ☆16Updated last year
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆34Updated last week