Alternatives and similar repositories for manticore

Users that are interested in manticore are comparing it to the libraries listed below

• CharlyCst / miralis
  Miralis is a RISC-V firmware that virtualizes RISC-V firmware
  ☆33Updated last week
• rust-vmm / vm-fdt
  ☆18Updated last year
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆78Updated 2 months ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆79Updated this week
• 0xADE1A1DE / CryptOpt
  CryptOpt: Verified Compilation with Randomized Program Search for Cryptographic Primitives
  ☆62Updated last year
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆35Updated last month
• anishathalye / notary
  Notary: A Device for Secure Transaction Approval 📟
  ☆28Updated 7 months ago
• IBM / ACE-RISCV
  Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for embedded RISC-V systems with focus on a …
  ☆185Updated last week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆64Updated 2 months ago
• anishathalye / knox
  A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏
  ☆35Updated 7 months ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆41Updated 10 months ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆46Updated 2 weeks ago
• chipsalliance / caliptra-sw
  Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test
  ☆126Updated this week
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆59Updated this week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆92Updated last week
• scaspin / memory-safe-assembly
  Bottom-up memory-safety for assembly language using symbolic execution
  ☆16Updated this week
• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆24Updated 3 weeks ago
• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆35Updated 4 years ago
• phayes / sidefuzz
  Fuzzer to automatically find side-channel (timing) vulnerabilities
  ☆121Updated 4 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆87Updated 2 months ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆122Updated 3 months ago
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆24Updated 3 weeks ago
• PLSysSec / veriwasm
  SFI verifier of Wasm binaries
  ☆82Updated 2 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆27Updated last year
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆93Updated 2 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆60Updated this week
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆107Updated 3 weeks ago
• lamps-wg / dilithium-certificates
  I-D that describes the algorithm identifiers for NIST's PQC ML-DSA for use in the Internet X.509 Public Key Infrastructure
  ☆13Updated this week