Alternatives and similar repositories for manticore

Users that are interested in manticore are comparing it to the libraries listed below

• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆35Updated 4 years ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆76Updated 3 weeks ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆62Updated 3 weeks ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆58Updated last week
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆35Updated last week
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆85Updated last month
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆90Updated last week
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆44Updated 3 weeks ago
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆27Updated last year
• 0xADE1A1DE / CryptOpt
  CryptOpt: Verified Compilation with Randomized Program Search for Cryptographic Primitives
  ☆62Updated last year
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆119Updated last month
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆59Updated last month
• IBM / ACE-RISCV
  Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for embedded RISC-V systems with focus on a …
  ☆177Updated last week
• lucypa / sDDF
  seL4 Device Driver Framework
  ☆22Updated last year
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆74Updated this week
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆41Updated 9 months ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆102Updated this week
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆93Updated 2 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆24Updated 11 months ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆32Updated this week
• stefanpie / sa-placer
  ☆15Updated last year
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆106Updated 8 months ago
• rems-project / rmem
  rmem public repo
  ☆45Updated 2 months ago
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆24Updated last year
• uw-unsat / serval-sosp19
  This repo contains the artifact for our SOSP'19 paper on Serval
  ☆32Updated 5 years ago
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆58Updated 2 months ago
• anishathalye / knox
  A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏
  ☆35Updated 6 months ago
• riscv-admin / uarch-side-channels
  ☆16Updated 8 months ago
• uw-unsat / jitterbug
  Verification of BPF JIT compilers
  ☆55Updated 2 years ago