Alternatives and similar repositories for manticore:

Users that are interested in manticore are comparing it to the libraries listed below

• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆36Updated 3 years ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆34Updated last week
• stefanpie / sa-placer
  ☆14Updated 10 months ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆37Updated 2 months ago
• uw-unsat / jitterbug
  Verification of BPF JIT compilers
  ☆54Updated last year
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆64Updated this week
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆25Updated this week
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆26Updated 5 months ago
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆24Updated 6 months ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆55Updated this week
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆42Updated last month
• andreas-abel / XED-to-XML
  XML representation of the x86 instruction set
  ☆28Updated 2 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆56Updated last week
• rust-vmm / vm-fdt
  ☆15Updated 5 months ago
• IBM / ACE-RISCV
  Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for RISC-V with focus on a formally verified…
  ☆38Updated this week
• enarx-archive / sev
  Library for AMD SEV
  ☆20Updated 2 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆73Updated 3 months ago
• anishathalye / notary
  Notary: A Device for Secure Transaction Approval 📟
  ☆28Updated last year
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• keystone-enclave / keystone-demo
  Demo host and enclave applications exercising most functionality.
  ☆30Updated last year
• rems-project / rmem
  rmem public repo
  ☆41Updated 5 months ago
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆18Updated 5 years ago
• iximeow / regmap
  memory-mapped registers for x86_64 systems
  ☆32Updated 3 years ago
• google / tock-on-titan
  Ports of Tock OS to Titan chips.
  ☆55Updated 2 years ago
• woodruffw / mollusc
  Pure-Rust libraries for parsing, interpreting, and analyzing LLVM
  ☆78Updated 11 months ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆12Updated 3 years ago
• uw-unsat / serval-sosp19
  This repo contains the artifact for our SOSP'19 paper on Serval
  ☆28Updated 5 years ago
• rust-vmm / vm-device
  ☆35Updated last year
• oxidecomputer / tockilator
  Deducing Tock execution flows from Ibex Verilator traces
  ☆68Updated 2 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆30Updated last week