Alternatives and similar repositories for manticore

Users that are interested in manticore are comparing it to the libraries listed below

• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆78Updated last month
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆89Updated this week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆65Updated 3 months ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆124Updated 4 months ago
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆34Updated 3 months ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆41Updated 11 months ago
• IBM / ACE-RISCV
  Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for embedded RISC-V systems with focus on a …
  ☆192Updated this week
• rust-vmm / vm-fdt
  ☆18Updated last year
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆92Updated this week
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆61Updated last week
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆63Updated this week
• 0xADE1A1DE / CryptOpt
  CryptOpt: Verified Compilation with Randomized Program Search for Cryptographic Primitives
  ☆61Updated last year
• CharlyCst / miralis
  Miralis is a RISC-V firmware that virtualizes RISC-V firmware
  ☆38Updated this week
• rems-project / rmem
  rmem public repo
  ☆48Updated 5 months ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆47Updated 2 weeks ago
• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆35Updated 4 years ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆83Updated this week
• stefanpie / sa-placer
  ☆16Updated last year
• phayes / sidefuzz
  Fuzzer to automatically find side-channel (timing) vulnerabilities
  ☆123Updated 4 years ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆110Updated 2 months ago
• chipsalliance / caliptra-sw
  Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test
  ☆126Updated this week
• keystone-enclave / keystone-demo
  Demo host and enclave applications exercising most functionality.
  ☆31Updated 2 years ago
• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆24Updated 2 months ago
• awslabs / rust-smt-ir
  ☆41Updated 3 months ago
• diodesign / diosix
  A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
  ☆198Updated 9 months ago
• daniellustig / coatcheck
  COATCheck
  ☆13Updated 6 years ago
• uw-unsat / jitterbug
  Verification of BPF JIT compilers
  ☆57Updated 2 years ago
• microwalk-project / Microwalk
  A microarchitectural leakage detection framework using dynamic instrumentation.
  ☆78Updated 3 months ago
• anishathalye / knox
  A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏
  ☆35Updated 8 months ago