Alternatives and similar repositories for manticore:

Users that are interested in manticore are comparing it to the libraries listed below

• stefanpie / sa-placer
  ☆14Updated 11 months ago
• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆36Updated 3 years ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆34Updated last month
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆37Updated 3 months ago
• rust-vmm / vm-fdt
  ☆15Updated 6 months ago
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆34Updated this week
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆18Updated 5 years ago
• woodruffw / mollusc
  Pure-Rust libraries for parsing, interpreting, and analyzing LLVM
  ☆80Updated last year
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆57Updated last week
• 0xADE1A1DE / CryptOpt
  CryptOpt: Verified Compilation with Randomized Program Search for Cryptographic Primitives
  ☆59Updated 7 months ago
• enarx-archive / sev
  Library for AMD SEV
  ☆20Updated 2 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆77Updated this week
• PLSysSec / haybale-pitchfork
  Verifying constant-time code with symbolic execution
  ☆42Updated 3 years ago
• tudinfse / SpecFuzz
  A tool to enable fuzzing for Spectre vulnerabilities
  ☆30Updated 4 years ago
• iximeow / yaxpeax-core
  program analysis for machine code
  ☆35Updated 3 years ago
• iximeow / regmap
  memory-mapped registers for x86_64 systems
  ☆33Updated 3 years ago
• oxidecomputer / tockilator
  Deducing Tock execution flows from Ibex Verilator traces
  ☆70Updated 2 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆43Updated last week
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆57Updated this week
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆26Updated this week
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆31Updated last week
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆12Updated 3 years ago
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆27Updated 6 months ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆65Updated 2 weeks ago
• iqlusioninc / usbarmory.rs
  Bare metal Rust support for USB armory MkII devices
  ☆57Updated 4 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated 7 months ago
• sutajiokousagi / betrusted-soc
  betrusted.io main SoC design
  ☆12Updated 5 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆47Updated 7 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago