Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3
☆19Oct 14, 2018Updated 8 years ago
Alternatives and similar repositories for pinky8bitcpu
Users that are interested in pinky8bitcpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- The RCA 1802 in Verilog☆23Dec 25, 2024Updated last year
- An experimental CPU core with 8-bit instruction words and 32-bit registers☆20Jul 6, 2026Updated 3 months ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 12 years ago
- Adaptation of gxemul to support the CHERI MIPS unit test suite and certain CHERI features☆15Dec 8, 2015Updated 10 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- Gear: Parallax Propeller Debugger☆16Oct 20, 2025Updated last year
- A PDP-10 processor written in Verilog☆12Apr 2, 2024Updated 2 years ago
- Xhomer is a machine emulator for the Digital Equipment Corporation (DEC) Pro 350 computer, a PDP-11-based machine that was sold in the ea…☆14Jan 2, 2025Updated last year
- 常用Verilog模块☆22Mar 3, 2020Updated 6 years ago
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 7 years ago
- Open PicoBlaze Assembler☆65Oct 29, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Quantum information library for Maxima☆12May 10, 2018Updated 8 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- JSON Tools Technology Add-On for Splunk☆10Mar 31, 2021Updated 5 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- A Python based netlist parser, including Verilog and SPICE☆10Jul 24, 2015Updated 11 years ago
- ☆16Jul 16, 2026Updated 3 months ago
- a tiny configurable assembler for Verilog projects☆11Oct 7, 2026Updated 3 weeks ago
- Extended Operating System Loader (XOSL)☆16Mar 2, 2021Updated 5 years ago
- A Teensy Audio based synth prototyping platform☆15Oct 9, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- example of python vpi integration☆13Nov 25, 2014Updated 11 years ago
- ☆18Sep 24, 2019Updated 7 years ago
- Pattern matching language for transforming complex tree-structured data (strings, XML, JSON, algebraic expressions). Built-in symbolic al…☆51Aug 17, 2026Updated 2 months ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- Emulator that can run modern Linux on an IBM-PC XT☆21Oct 17, 2026Updated 2 weeks ago
- A mostly-joking implementation of a lisp in just 500 lines of C.☆22Jan 31, 2019Updated 7 years ago
- Propeller 1 design and example files to be run on FPGA boards.☆24Jul 29, 2019Updated 7 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆40Feb 18, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Make Vim complete like a modern editor - does the right thing. Works with Ultisnips and neocomplete.☆20Apr 15, 2017Updated 9 years ago
- Program texts for a LISP interpreter writen as a Tutorial for Ada 2012.☆25Jul 30, 2013Updated 13 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 7 years ago
- Build system for TOPS-20☆19Sep 23, 2020Updated 6 years ago
- Hardware definition language that compiles to Verilog☆107Sep 26, 2021Updated 5 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- Python Zilog Z80 CPU Emulator☆31Aug 20, 2024Updated 2 years ago