Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3
☆19Oct 14, 2018Updated 7 years ago
Alternatives and similar repositories for pinky8bitcpu
Users that are interested in pinky8bitcpu are comparing it to the libraries listed below
Sorting:
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 7 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- An experimental CPU core with 8-bit instruction words and 32-bit registers☆19Jun 1, 2025Updated 9 months ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Program texts for a LISP interpreter writen as a Tutorial for Ada 2012.☆24Jul 30, 2013Updated 12 years ago
- Propeller 1 design and example files to be run on FPGA boards.☆22Jul 29, 2019Updated 6 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆39Feb 18, 2024Updated 2 years ago
- Open PicoBlaze Assembler☆62Oct 29, 2023Updated 2 years ago
- Parallax Propeller loader supporting both serial and wifi downloads☆31Jun 14, 2023Updated 2 years ago
- A small dialect of Common Lisp based upon lisp500☆37Aug 22, 2014Updated 11 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 6 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Arbitrary precision, automatic re-computing real numbers in Common Lisp.☆35Jan 23, 2024Updated 2 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- ☆53Updated this week
- ☆46Feb 26, 2026Updated last week
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆14Jul 17, 2023Updated 2 years ago
- A GUI application that emulates a GLCD by allowing you to set/clear pixels speeding-up embedded UI development.☆13Sep 11, 2020Updated 5 years ago
- PropForthV5.5 is Forth progamming environment for Parallax Propeller P8X32A microcontroller created by Sal Sanci☆11Aug 14, 2016Updated 9 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- fast & easy way to upload files via telnet to esp8266 running nodemcu☆10Jan 18, 2023Updated 3 years ago
- ☆10Oct 18, 2024Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- CLI utility for programming CP210x USB<->UART bridges☆12May 10, 2020Updated 5 years ago
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- A conlang lexicon software made in Python☆13Aug 24, 2025Updated 6 months ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- EOPF 101 introduces you to tools and practical examples working with Sentinel Zarr data created by the ESA EOPF Sample Service.☆32Feb 27, 2026Updated last week
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago