Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3
☆19Oct 14, 2018Updated 7 years ago
Alternatives and similar repositories for pinky8bitcpu
Users that are interested in pinky8bitcpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- The RCA 1802 in Verilog☆22Dec 25, 2024Updated last year
- An experimental CPU core with 8-bit instruction words and 32-bit registers☆20Jul 6, 2026Updated last month
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A PDP-10 processor written in Verilog☆12Apr 2, 2024Updated 2 years ago
- Open PicoBlaze Assembler☆65Oct 29, 2023Updated 2 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- Extended Operating System Loader (XOSL)☆16Mar 2, 2021Updated 5 years ago
- Quantum information library for Maxima☆13May 10, 2018Updated 8 years ago
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 7 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- JSON Tools Technology Add-On for Splunk☆10Mar 31, 2021Updated 5 years ago
- Extensible Cross Platform LC-3 Simulator (GUI and CLI), Assembler, and Autograder/Test Framework written in C++. Mainly used in CS2110 at…☆14Jun 5, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- ☆18Sep 24, 2019Updated 6 years ago
- A Teensy Audio based synth prototyping platform☆15Oct 9, 2017Updated 8 years ago
- The Repository for "Joshua" the audio/OSD mod for CRT TVs☆12May 24, 2025Updated last year
- ☆14Jul 16, 2026Updated last month
- Make Vim complete like a modern editor - does the right thing. Works with Ultisnips and neocomplete.☆20Apr 15, 2017Updated 9 years ago
- ☆17Nov 27, 2023Updated 2 years ago
- Mostly AVR compatible FPGA soft-core☆30Sep 30, 2021Updated 4 years ago
- Build system for TOPS-20☆19Sep 23, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆12Jan 19, 2022Updated 4 years ago
- a tiny configurable assembler for Verilog projects☆11Jul 12, 2021Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- Python Zilog Z80 CPU Emulator☆30Aug 20, 2024Updated 2 years ago
- Useful groovy scripts that can be used while using Jenkins-CI for workflow automation☆17Mar 26, 2021Updated 5 years ago
- Add pronouns functionality to personas and characters to SillyTavern☆16Apr 16, 2026Updated 4 months ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆40Feb 18, 2024Updated 2 years ago
- A mostly-joking implementation of a lisp in just 500 lines of C.☆22Jan 31, 2019Updated 7 years ago
- Prompts for creating SillyTavern presets with AI - from basic parameters to 60+ module mega-presets☆26Nov 9, 2025Updated 9 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 7 years ago
- Hardware definition language that compiles to Verilog☆107Sep 26, 2021Updated 4 years ago
- A circle of LEDs☆16May 2, 2021Updated 5 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆12Jun 14, 2020Updated 6 years ago
- Common source code repository for emulators of the Burroughs B5500 computer system.☆24Jan 11, 2023Updated 3 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ☆15Nov 11, 2015Updated 10 years ago