Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3
☆19Oct 14, 2018Updated 7 years ago
Alternatives and similar repositories for pinky8bitcpu
Users that are interested in pinky8bitcpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- The RCA 1802 in Verilog☆21Dec 25, 2024Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- An experimental CPU core with 8-bit instruction words and 32-bit registers☆19Jun 20, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A small dialect of Common Lisp based upon lisp500☆37Aug 22, 2014Updated 11 years ago
- A PDP-10 processor written in Verilog☆12Apr 2, 2024Updated 2 years ago
- Quantum information library for Maxima☆13May 10, 2018Updated 8 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- Gear: Parallax Propeller Debugger☆16Oct 20, 2025Updated 8 months ago
- Open PicoBlaze Assembler☆64Oct 29, 2023Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆40Feb 18, 2024Updated 2 years ago
- Extensible Cross Platform LC-3 Simulator (GUI and CLI), Assembler, and Autograder/Test Framework written in C++. Mainly used in CS2110 at…☆14Jun 5, 2022Updated 4 years ago
- JSON Tools Technology Add-On for Splunk☆10Mar 31, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- ☆17Sep 24, 2019Updated 6 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- Pattern matching language for transforming complex tree-structured data (strings, XML, JSON, algebraic expressions). Built-in symbolic al…☆50Jun 5, 2026Updated last month
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- ☆16Nov 27, 2023Updated 2 years ago
- ☆14Feb 24, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- a tiny configurable assembler for Verilog projects☆11Jul 12, 2021Updated 4 years ago
- The Repository for "Joshua" the audio/OSD mod for CRT TVs☆12May 24, 2025Updated last year
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- ☆12Jan 19, 2022Updated 4 years ago
- Mostly AVR compatible FPGA soft-core☆30Sep 30, 2021Updated 4 years ago
- Make Vim complete like a modern editor - does the right thing. Works with Ultisnips and neocomplete.☆20Apr 15, 2017Updated 9 years ago
- ☆15Nov 11, 2015Updated 10 years ago
- A version of the Lisp programming language for RISC-V based boards.☆31Jan 12, 2025Updated last year
- C64 core☆14Feb 14, 2026Updated 4 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A mostly-joking implementation of a lisp in just 500 lines of C.☆22Jan 31, 2019Updated 7 years ago
- Propeller 1 design and example files to be run on FPGA boards.☆24Jul 29, 2019Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Common source code repository for emulators of the Burroughs B5500 computer system.☆24Jan 11, 2023Updated 3 years ago
- Python Zilog Z80 CPU Emulator☆30Aug 20, 2024Updated last year
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 7 years ago
- 3D chemical molecule visualizer for XYZ files.☆15Aug 8, 2017Updated 8 years ago