Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3
☆19Oct 14, 2018Updated 7 years ago
Alternatives and similar repositories for pinky8bitcpu
Users that are interested in pinky8bitcpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- An experimental CPU core with 8-bit instruction words and 32-bit registers☆20Jul 6, 2026Updated 2 months ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- A small dialect of Common Lisp based upon lisp500☆37Aug 22, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A PDP-10 processor written in Verilog☆12Apr 2, 2024Updated 2 years ago
- Open PicoBlaze Assembler☆65Oct 29, 2023Updated 2 years ago
- Extended Operating System Loader (XOSL)☆16Mar 2, 2021Updated 5 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated 2 weeks ago
- JSON Tools Technology Add-On for Splunk☆10Mar 31, 2021Updated 5 years ago
- Extensible Cross Platform LC-3 Simulator (GUI and CLI), Assembler, and Autograder/Test Framework written in C++. Mainly used in CS2110 at…☆14Jun 5, 2022Updated 4 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 3 years ago
- ☆18Sep 24, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- A Teensy Audio based synth prototyping platform☆15Oct 9, 2017Updated 8 years ago
- The Repository for "Joshua" the audio/OSD mod for CRT TVs☆12May 24, 2025Updated last year
- ☆15Jul 16, 2026Updated 2 months ago
- Make Vim complete like a modern editor - does the right thing. Works with Ultisnips and neocomplete.☆20Apr 15, 2017Updated 9 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- ☆19Nov 27, 2023Updated 2 years ago
- Mostly AVR compatible FPGA soft-core☆30Sep 30, 2021Updated 4 years ago
- Build system for TOPS-20☆19Sep 23, 2020Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆12Jan 19, 2022Updated 4 years ago
- a tiny configurable assembler for Verilog projects☆11Jul 12, 2021Updated 5 years ago
- Python Zilog Z80 CPU Emulator☆30Aug 20, 2024Updated 2 years ago
- Program texts for a LISP interpreter writen as a Tutorial for Ada 2012.☆25Jul 30, 2013Updated 13 years ago
- Propeller 1 design and example files to be run on FPGA boards.☆24Jul 29, 2019Updated 7 years ago
- Add pronouns functionality to personas and characters to SillyTavern☆16Apr 16, 2026Updated 5 months ago
- A mostly-joking implementation of a lisp in just 500 lines of C.☆22Jan 31, 2019Updated 7 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 7 years ago
- A circle of LEDs☆16May 2, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- a 64-bit C compiler (and preprocessor, assembler, linker, etc.) for AMD64☆26Oct 12, 2023Updated 2 years ago
- Parallax Propeller loader supporting both serial and wifi downloads☆31Jun 14, 2023Updated 3 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆12Jun 14, 2020Updated 6 years ago
- Common source code repository for emulators of the Burroughs B5500 computer system.☆24Jan 11, 2023Updated 3 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ☆17Nov 11, 2015Updated 10 years ago
- Prompts for creating SillyTavern presets with AI - from basic parameters to 60+ module mega-presets☆29Nov 9, 2025Updated 10 months ago