ucb-art / laygoLinks
LAYout with Gridded Objects
☆28Updated 4 years ago
Alternatives and similar repositories for laygo
Users that are interested in laygo are comparing it to the libraries listed below
Sorting:
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- LAYout with Gridded Objects v2☆56Updated 4 months ago
- BAG framework☆29Updated 5 months ago
- A 10bit SAR ADC in Sky130☆23Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated last year
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆16Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆22Updated 6 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 5 years ago
- Open Source PHY v2☆28Updated last year
- Reinforcement learning assisted analog layout design flow.☆23Updated 10 months ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆37Updated 11 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆54Updated this week
- Python library for SerDes modelling☆69Updated 10 months ago
- ☆18Updated last year
- Simple strutured VERILOG netlist to SPICE netlist translator☆22Updated 3 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 10 months ago
- ☆20Updated 3 years ago
- BAG framework☆40Updated 10 months ago