ucb-art / laygoLinks
LAYout with Gridded Objects
☆29Updated 5 years ago
Alternatives and similar repositories for laygo
Users that are interested in laygo are comparing it to the libraries listed below
Sorting:
- LAYout with Gridded Objects v2☆59Updated last month
- Intel's Analog Detailed Router☆39Updated 6 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆58Updated 5 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated this week
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- ☆41Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Open Source PHY v2☆29Updated last year
- Reinforcement learning assisted analog layout design flow.☆27Updated last year
- Open Analog Design Environment☆24Updated 2 years ago
- ☆20Updated 3 years ago
- Automatic generation of real number models from analog circuits☆42Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated last month
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆26Updated 3 weeks ago
- KLayout technology files for Skywater SKY130☆40Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆24Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated last week
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- BAG framework☆41Updated last year
- ☆55Updated last year
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆38Updated last year
- A free standard cell library for SDDS-NCL circuits☆27Updated 2 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆21Updated 3 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago