ucb-art / laygo
LAYout with Gridded Objects
☆27Updated 4 years ago
Alternatives and similar repositories for laygo:
Users that are interested in laygo are comparing it to the libraries listed below
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆37Updated 2 years ago
- Open Source PHY v2☆27Updated 11 months ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- LAYout with Gridded Objects v2☆55Updated 2 months ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆54Updated this week
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 10 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 9 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Automatic generation of real number models from analog circuits☆39Updated last year
- ☆40Updated 3 years ago
- ☆43Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Reinforcement learning assisted analog layout design flow.☆16Updated 8 months ago
- BAG framework☆26Updated 3 months ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- ☆23Updated 3 years ago
- BAG framework☆40Updated 8 months ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆22Updated 2 years ago