FMCHUB / FMC_SINGLE_LPC_BREAKOUT
A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.
☆19Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for FMC_SINGLE_LPC_BREAKOUT
- Wishbone interconnect utilities☆37Updated 5 months ago
- ☆20Updated 2 years ago
- Wishbone controlled I2C controllers☆44Updated last week
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- CRUVI Standard Specifications☆17Updated 6 months ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆27Updated 5 years ago
- ☆43Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆23Updated 4 years ago
- PMOD boards for ULX3S☆40Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆19Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆37Updated 3 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆25Updated 9 months ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- Demo projects for various Kintex FPGA boards☆47Updated 5 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- USB DFU bootloader gateware / firmware for FPGAs☆60Updated last month
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆52Updated 3 years ago
- Portable HyperRAM controller☆48Updated last month
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- A configurable USB 2.0 device core☆30Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- sample VCD files☆36Updated 9 months ago
- Open Source ZYNQ Board☆30Updated 9 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago