fossi-foundation / orconfLinks
OpenRISC Conference Website
☆16Updated last year
Alternatives and similar repositories for orconf
Users that are interested in orconf are comparing it to the libraries listed below
Sorting:
- ☆112Updated 4 years ago
- FOSSi Foundation Website☆18Updated last year
- Git repository to manage the fixes I need to make to the alliance-5.0-20090901 source for Mac OS X compiles.☆17Updated 15 years ago
- LibreCores Web Site☆36Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- ☆56Updated 2 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Updated 4 years ago
- This project has files needed to design and characterise flipflop☆20Updated 6 years ago
- ADMS is a code generator for some of Verilog-A☆101Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆25Updated 3 months ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆11Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- BAG framework☆41Updated last year
- FOS - FPGA Operating System☆73Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Updated 4 years ago
- ☆33Updated 5 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆54Updated 3 years ago
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆16Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago