fossi-foundation / orconf

Related projects ⓘ

Alternatives and complementary repositories for orconf

• Qucs / qucs-help
  Qucs-Help documentation
  ☆11Updated 6 years ago
• fusesoc / fusesoc-generators
  A collection of core generators to use with FuseSoC
  ☆13Updated 3 months ago
• librecores / librecores-web
  LibreCores Web Site
  ☆35Updated last year
• scale-lab / PVTsensors
  Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
  ☆21Updated 4 years ago
• pulp-platform / bigpulp
  ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
  ☆50Updated 2 years ago
• waviousllc / wav-slink-hw
  An Open Source Link Protocol and Controller
  ☆25Updated 3 years ago
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆20Updated 5 years ago
• uve-project / uve
  Unified Verification Environment
  ☆17Updated 7 years ago
• Qucs / gnucsator
  This package provides a gnucap based qucsator implementation.
  ☆13Updated 3 weeks ago
• The-OpenROAD-Project / OpenROAD-Cloud
  The source code that empowers OpenROAD Cloud
  ☆11Updated 4 years ago
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated last year
• fossi-foundation / fossi-foundation.github.io
  FOSSi Foundation Website
  ☆17Updated last month
• t-crest / reconfig
  Hardware and script files related to dynamic partial reconfiguration
  ☆9Updated 6 years ago
• pulp-platform / trace_debugger
  Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.
  ☆17Updated 8 months ago
• OpenCAPI / OpenCAPI3.0_Client_RefDesign
  An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development
  ☆11Updated 2 years ago
• YosysHQ / sby-gui
  GUI for SymbiYosys
  ☆12Updated 8 months ago
• Xyce / Xyce_Regression
  The test suite for the Xyce Parallel Electronic Simulator
  ☆3Updated 3 weeks ago
• wallento / wb2axi
  Wishbone to ARM AMBA 4 AXI
  ☆13Updated 5 years ago
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆22Updated last year
• riscv / riscv-test-env
  ☆40Updated 5 months ago
• librecores / docker-images
  CI Docker Images
  ☆19Updated 3 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 8 years ago
• litex-hub / zephyr-on-litex-vexriscv
  ☆12Updated 2 months ago
• chipsalliance / f4pga-sdf-timing
  Python library for working Standard Delay Format (SDF) Timing Annotation files.
  ☆28Updated 4 months ago
• amromanov / vmodel
  Vmodel toolbox repository
  ☆14Updated 8 years ago
• PacoReinaCampo / SoC-RISCV
  System on Chip with RISCV-32 / RISCV-64 / RISCV-128
  ☆20Updated 3 weeks ago
• ZipCPU / s6soc
  CMod-S6 SoC
  ☆36Updated 6 years ago
• FPGA-Research-Manchester / zynq-ultrascale-readback-capture
  This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…
  ☆14Updated 5 years ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆35Updated last year