OpenRISC Conference Website
☆16Aug 15, 2024Updated last year
Alternatives and similar repositories for orconf
Users that are interested in orconf are comparing it to the libraries listed below
Sorting:
- LibreCores Web Site☆36Jan 7, 2023Updated 3 years ago
- Git repository to manage the fixes I need to make to the alliance-5.0-20090901 source for Mac OS X compiles.☆17Jul 23, 2010Updated 15 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- OpenRISC Tutorials☆48Feb 27, 2026Updated last week
- FOSSi Foundation Website☆18Oct 5, 2024Updated last year
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- ☆26Sep 3, 2025Updated 6 months ago
- newlib OpenRISC development☆27Mar 30, 2025Updated 11 months ago
- GCC port for OpenRISC 1000☆26Mar 29, 2025Updated 11 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆32Oct 18, 2018Updated 7 years ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆29Oct 25, 2020Updated 5 years ago
- gnuradio☆26Nov 29, 2019Updated 6 years ago
- Linux kernel source tree☆34Feb 11, 2026Updated 3 weeks ago
- Jenkins plugin to monitor pull requests with customizable dashboard. You can also provide a view for your plugin that other developers ca…☆10Jun 26, 2025Updated 8 months ago
- mojito☆12May 1, 2018Updated 7 years ago
- A drop-in replacement for `dapp` and `seth` in Rust☆10Updated this week
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆10Feb 27, 2026Updated last week
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago
- Enforce access restrictions to deprecated code☆20Jan 19, 2026Updated last month
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Dec 7, 2025Updated 2 months ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- GRAnd: Extra blocks, IO, and tools for GNU Radio on Android☆10Aug 27, 2015Updated 10 years ago
- ☆10Feb 25, 2026Updated last week
- 实现欧拉视频放大并用于心率检测等☆12Jul 30, 2018Updated 7 years ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆46Dec 5, 2017Updated 8 years ago
- Announcements related to Verilator☆44Nov 2, 2025Updated 4 months ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- An OpenFAAS template for Quarkus.io serverless native functions☆10Jul 29, 2021Updated 4 years ago
- ☆10Jun 13, 2014Updated 11 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 9 years ago
- WireMock website. Contributions are welcome!☆12Feb 18, 2026Updated 2 weeks ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- In this repository I have some Jenkins examples that hope might require useful☆10Apr 19, 2020Updated 5 years ago
- Tutorials and Samples on how to integrate Keptn with Jenkins☆11Apr 20, 2022Updated 3 years ago
- ☆12May 8, 2025Updated 9 months ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- Performance Signature with Dynatrace for Jenkins☆13Dec 23, 2025Updated 2 months ago