fede2cr / slackware_riscv
RISCV port of the Slackware distribution
β11Updated 4 years ago
Alternatives and similar repositories for slackware_riscv
Users that are interested in slackware_riscv are comparing it to the libraries listed below
Sorting:
- 6502 CPU in 4 small CPLDsβ24Updated 3 years ago
- π CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGAβ44Updated 4 months ago
- Next186 SoC PCβ15Updated 11 years ago
- β11Updated last week
- Retro Z80 computer for the Pano Logic Thin Clientβ46Updated 3 years ago
- Simple custom computer on a FPGAβ26Updated 10 years ago
- J-core SOC for ice40 FPGAβ20Updated 5 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGAβ12Updated 6 years ago
- Alpha Motherboards Software Developerβs Kit toolsβ13Updated 2 months ago
- EDA Tools: Xilinx ISE 14.7 Dockerfileβ21Updated 2 years ago
- β20Updated last year
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCCβ57Updated 2 years ago
- Programming algorithm for ATF22V10C Generic Array Logic chip.β14Updated 7 years ago
- ISA card expansion for LPC and Glasgowβ10Updated 5 years ago
- Qemu support for target processor 6502β23Updated 12 years ago
- Solaris/PPCβ20Updated 10 years ago
- Firmware for Alpha emulation under QEMUβ12Updated 3 years ago
- BIOS replacement for PC/XT cloneβ19Updated 5 years ago
- A small 6502 system build on a Lattice Icestick FPGA development boardβ15Updated 5 years ago
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.β15Updated last year
- Boot any x86-based computer from a classic parallel port.β32Updated 5 years ago
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDLβ26Updated 7 years ago
- A highly-configurable and compact variant of the ZPU processor coreβ34Updated 9 years ago
- β51Updated 8 years ago
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.β23Updated 4 years ago
- Design Flow for Atmel/Microchip ATF15xx CPLDs using Yosys and the Atmel Fitterβ27Updated 2 months ago
- J-Core J2/J32 5 stage pipeline CPU coreβ52Updated 4 years ago
- This is a portable, open source emulator of the 32-bit Inmos T414/T800/T801/T805 Transputer family, and a host/file I/O Server that interβ¦β20Updated 8 months ago
- Toolchain for the 8-bit TTL-CPU - http://digitarworld.uw.hu/ttlcpu.htmlβ33Updated 6 years ago
- Hardware design files in Autodesk Eagleβ24Updated 3 years ago