oprecomp / flexfloat
C library for the emulation of reduced-precision floating point types
☆45Updated last year
Related projects ⓘ
Alternatives and complementary repositories for flexfloat
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- Debuggable hardware generator☆67Updated last year
- Pulp virtual platform☆21Updated 2 years ago
- Floating point modules for CHISEL☆28Updated 10 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆35Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 4 months ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆30Updated 9 years ago
- Visual Simulation of Register Transfer Logic☆89Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆37Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated last month
- Xilinx Unisim Library in Verilog☆71Updated 4 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆52Updated 5 years ago
- The specification for the FIRRTL language☆46Updated this week
- Experiments with fixed function renderers and Chisel HDL☆58Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Facilitates building open source tools for working with hardware description languages (HDLs)☆62Updated 4 years ago
- A powerful and modern open-source architecture description language.☆40Updated 7 years ago
- ☆11Updated 11 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆34Updated last month
- Optimized RISC-V FP emulation for 32-bit processors☆30Updated 3 years ago
- MR1 formally verified RISC-V CPU☆52Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated 2 weeks ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago