oprecomp / flexfloatLinks
C library for the emulation of reduced-precision floating point types
☆51Updated 2 years ago
Alternatives and similar repositories for flexfloat
Users that are interested in flexfloat are comparing it to the libraries listed below
Sorting:
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- Debuggable hardware generator☆69Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆70Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆110Updated last year
- Floating point modules for CHISEL☆32Updated 10 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆60Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- A reconfigurable and extensible VLIW processor implemented in VHDL☆32Updated 10 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆38Updated 2 months ago
- ☆61Updated last week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆40Updated 2 years ago
- Pulp virtual platform☆23Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- A Tiny Processor Core☆110Updated 2 weeks ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 2 weeks ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago