oprecomp / flexfloatLinks
C library for the emulation of reduced-precision floating point types
☆53Updated 2 years ago
Alternatives and similar repositories for flexfloat
Users that are interested in flexfloat are comparing it to the libraries listed below
Sorting:
- An open source high level synthesis (HLS) tool built on top of LLVM☆126Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- Pulp virtual platform☆24Updated 4 months ago
- Universal number Posit HDL Arithmetic Architecture generator☆66Updated 6 years ago
- Debuggable hardware generator☆70Updated 2 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆103Updated 4 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆92Updated 10 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆112Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Floating point modules for CHISEL☆31Updated 11 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- A Tiny Processor Core☆114Updated 4 months ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Updated 7 months ago
- Visual Simulation of Register Transfer Logic☆106Updated 3 months ago
- For contributions of Chisel IP to the chisel community.☆68Updated last year
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆26Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 9 months ago
- ☆88Updated this week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆35Updated last week
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago