oprecomp / flexfloatLinks
C library for the emulation of reduced-precision floating point types
☆51Updated 2 years ago
Alternatives and similar repositories for flexfloat
Users that are interested in flexfloat are comparing it to the libraries listed below
Sorting:
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 11 months ago
- The specification for the FIRRTL language☆58Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆34Updated 10 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆41Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 8 months ago
- PACoGen: Posit Arithmetic Core Generator☆72Updated 5 years ago
- Pulp virtual platform☆23Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆111Updated last year
- ☆26Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- Visual Simulation of Register Transfer Logic☆99Updated 3 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- Documents for ARM☆22Updated last month
- Floating point modules for CHISEL☆32Updated 10 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated last week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆39Updated 2 months ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago