C library for the emulation of reduced-precision floating point types
☆56Apr 2, 2023Updated 3 years ago
Alternatives and similar repositories for flexfloat
Users that are interested in flexfloat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 5 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- Generic floating-point types in Python☆17Apr 18, 2026Updated last month
- RISC-V Verification Interface☆152Mar 27, 2026Updated last month
- ☆19Jul 3, 2025Updated 10 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 8 months ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆24Feb 14, 2025Updated last year
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 5 months ago
- A bare metal hello world in C for Risc-V using QEMU to test☆20Jul 21, 2024Updated last year
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- My notes for getting ROS2 running on raspberry pi zero w☆12Aug 10, 2018Updated 7 years ago
- ☆47Feb 4, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog、Verilog、UVM☆17Jun 23, 2020Updated 5 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆14Jan 22, 2026Updated 3 months ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆16Dec 23, 2024Updated last year
- ☆11Jun 3, 2020Updated 5 years ago
- Arch Linux ARM for Xilinx Zynq UltraScale+ devices☆13Jul 21, 2024Updated last year
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- implementation of winograd minimal convolution algorithm on Intel Architecture☆39Dec 4, 2017Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Raspberry Pi cluster with OpenMPI☆14May 13, 2017Updated 9 years ago
- ☆379Sep 12, 2025Updated 8 months ago
- moderngpu algorithms for C++ shaders☆16Mar 3, 2021Updated 5 years ago
- SystemVerilog compiler and language services☆1,039Updated this week
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- Little RISC-V 3-stage Pipeline CPU☆16Jun 14, 2021Updated 4 years ago
- ☆30Oct 16, 2022Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- A GPU-based LZSS compression algorithm, highly tuned for NVIDIA GPGPUs and for streaming data, leveraging the respective strengths of CPU…☆38Dec 10, 2015Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Kernel source build instructions and scripts for the ARK Jetson Carrier☆17Updated this week
- Website for converting floating-point numbers to their binary representation (in hexadecimal)☆17Feb 8, 2025Updated last year
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 3 years ago
- SpinalHDL Hardware Math Library☆100Jul 12, 2024Updated last year
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- ☆22May 18, 2018Updated 8 years ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆23Sep 2, 2023Updated 2 years ago