oprecomp / flexfloat
C library for the emulation of reduced-precision floating point types
☆46Updated last year
Alternatives and similar repositories for flexfloat:
Users that are interested in flexfloat are comparing it to the libraries listed below
- Chisel library for Unum Type-III Posit Arithmetic☆36Updated 9 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated 2 months ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 6 months ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆26Updated 11 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆36Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- The specification for the FIRRTL language☆49Updated last week
- IEEE 754 single precision floating point library in systemverilog and vhdl☆28Updated 3 weeks ago
- Universal number Posit HDL Arithmetic Architecture generator☆53Updated 5 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆29Updated last month
- Visual Simulation of Register Transfer Logic☆91Updated last week
- Optimized RISC-V FP emulation for 32-bit processors☆31Updated 3 years ago
- Pulp virtual platform☆22Updated 2 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated 3 months ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆31Updated 9 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆62Updated 4 years ago
- Algorithmic C Math Library☆59Updated last month
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆57Updated 2 months ago
- ☆33Updated 2 years ago
- ☆39Updated 2 months ago
- PACoGen: Posit Arithmetic Core Generator☆66Updated 5 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆21Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 8 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 7 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆92Updated 3 years ago
- Verilog behavioral description of various memories☆30Updated 2 years ago