skudlur / diabloView external linksLinks
diablo is an Out-Of-Order 64-bit RISC-V processor.
☆16Sep 1, 2023Updated 2 years ago
Alternatives and similar repositories for diablo
Users that are interested in diablo are comparing it to the libraries listed below
Sorting:
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- The systems bred pastebin | Easiest pastebin of the west!☆12Jul 8, 2023Updated 2 years ago
- Readings in Computer Architectures☆17Dec 21, 2025Updated last month
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆92Oct 17, 2025Updated 3 months ago
- The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their application…☆31Apr 23, 2025Updated 9 months ago
- Championship Branch Prediction 2025☆67May 19, 2025Updated 8 months ago
- News and Paper Collections for Machine Learning Hardware☆22Nov 30, 2025Updated 2 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 3 weeks ago
- ☆33Nov 4, 2024Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 3 months ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 3 weeks ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 3 months ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- ☆17Dec 16, 2025Updated 2 months ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- A very simple third-party cargo subcommand to execute a custom command☆11Jul 8, 2024Updated last year
- Docker image for NS-3 Network Simulator v.3.30☆13Apr 11, 2021Updated 4 years ago
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- ☆11May 30, 2024Updated last year
- Plugin for Neovim to enhance the experience of developing a site using a static site generator.☆11Dec 29, 2023Updated 2 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆209Feb 8, 2026Updated last week
- Direct Access Memory for MPSoC☆13Jan 27, 2026Updated 2 weeks ago
- A poem generator based on text generation using GRU☆10Jan 14, 2021Updated 5 years ago
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- ☆15Feb 5, 2026Updated last week
- VueJS countdown component☆12Sep 25, 2018Updated 7 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆26Aug 15, 2025Updated 6 months ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- Software-based rasterization library☆11Jan 30, 2023Updated 3 years ago
- SHA3-256 MINER CORE☆13Aug 30, 2020Updated 5 years ago