diablo is an Out-Of-Order 64-bit RISC-V processor.
☆16Sep 1, 2023Updated 2 years ago
Alternatives and similar repositories for diablo
Users that are interested in diablo are comparing it to the libraries listed below
Sorting:
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- this folder contains different algorithms implemented on FPGA☆10Dec 30, 2023Updated 2 years ago
- The systems bred pastebin | Easiest pastebin of the west!☆12Jul 8, 2023Updated 2 years ago
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 4 years ago
- Readings in Computer Architectures☆17Dec 21, 2025Updated 2 months ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆95Oct 17, 2025Updated 4 months ago
- News and Paper Collections for Machine Learning Hardware☆22Nov 30, 2025Updated 3 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated last month
- ☆34Nov 4, 2024Updated last year
- An experimental distributed map reduce system based on Google's MapReduce, written in Rust!☆10Aug 3, 2022Updated 3 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated last month
- Implementing arithmetic operations as a service because why not.☆12Mar 9, 2021Updated 5 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- This repo holds all my rice config files!☆11Apr 28, 2020Updated 5 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- FTXUI's image display component☆15Aug 26, 2024Updated last year
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- ☆11May 30, 2024Updated last year
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- Plugin for Neovim to enhance the experience of developing a site using a static site generator.☆11Dec 29, 2023Updated 2 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- Docker image for NS-3 Network Simulator v.3.30☆13Apr 11, 2021Updated 4 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- A very simple third-party cargo subcommand to execute a custom command☆12Jul 8, 2024Updated last year
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆12May 17, 2024Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆18Feb 24, 2026Updated last week
- SDN Laboratory☆11May 6, 2021Updated 4 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 4 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆211Feb 8, 2026Updated last month
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆26Aug 15, 2025Updated 6 months ago
- ☆14Feb 2, 2026Updated last month
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- SHA3-256 MINER CORE☆14Aug 30, 2020Updated 5 years ago
- SoC for muntjac☆13Jun 18, 2025Updated 8 months ago
- ☆20Dec 16, 2025Updated 2 months ago
- Direct Access Memory for MPSoC☆13Feb 28, 2026Updated last week