diablo is an Out-Of-Order 64-bit RISC-V processor.
☆17Oct 20, 2026Updated 2 weeks ago
Alternatives and similar repositories for diablo
Users that are interested in diablo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their application…☆31Apr 23, 2025Updated last year
- this folder contains different algorithms implemented on FPGA☆13Dec 30, 2023Updated 2 years ago
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 5 years ago
- The systems bred pastebin | Easiest pastebin of the west!☆12Jul 8, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Readings in Computer Architectures☆17Apr 27, 2026Updated 6 months ago
- TinyQV - Crowdsourced Risc-V SoC☆40Aug 12, 2026Updated 2 months ago
- An attendance calculator web extension that integrates with the PESU Academy webpage☆10Sep 29, 2024Updated 2 years ago
- ☆19Feb 15, 2023Updated 3 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆109Jul 3, 2026Updated 4 months ago
- ☆105Apr 16, 2026Updated 6 months ago
- News and Paper Collections for Machine Learning Hardware☆21Apr 26, 2026Updated 6 months ago
- ☆20Apr 8, 2026Updated 6 months ago
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆28Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- ☆35Nov 4, 2024Updated 2 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated last year
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 9 months ago
- Shakti: development platform for PlatformIO☆39May 31, 2022Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆36Dec 10, 2021Updated 4 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- Tenstorrent reference design (harness) for the Open Chiplet Atlas (OCA) architecture☆23Updated this week
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python wrapper library for signal processing and communications research☆19Jun 13, 2022Updated 4 years ago
- A web-based application that provides a SQL editor to run queries and display results.☆15Mar 29, 2024Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 6 years ago
- ☆18Mar 28, 2026Updated 7 months ago
- An example project for sauron web framework, showcasing animation transition☆15Mar 10, 2022Updated 4 years ago
- Computer architecture resources, including simulators, benchmarks, tools, and tutorials for researchers, graduate students, and hardware …☆17Oct 27, 2026Updated last week
- This repo holds all my rice config files!☆11Apr 28, 2020Updated 6 years ago
- Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes☆12Sep 23, 2023Updated 3 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA Hardware Simulation Framework☆17Oct 13, 2025Updated last year
- An open-source Simulation Trace Format specification☆18Jun 4, 2026Updated 5 months ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Championship Branch Prediction 2025☆78May 19, 2025Updated last year
- Implementation of RISCV32I Single Cycle Architecture consisting of six base instructions (R, I, B, S, J, U).☆10Dec 14, 2022Updated 3 years ago
- A static site generator that's just Pandoc and Make☆17Apr 19, 2017Updated 9 years ago
- Plugin for Neovim to enhance the experience of developing a site using a static site generator.☆11Dec 29, 2023Updated 2 years ago