Alternatives and similar repositories for diablo

Users that are interested in diablo are comparing it to the libraries listed below

• skudlur / RISCulator
  RISCulator is a RISC-V emulator.
  ☆12Updated 2 years ago
• pulp-platform / culsans
  Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
  ☆37Updated last year
• jieltan / OpenCompArchCourse
  ☆24Updated 4 years ago
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆71Updated last year
• openhwgroup / cv-hpdcache
  RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
  ☆94Updated 2 weeks ago
• ramisheikh / cbp2025
  Championship Branch Prediction 2025
  ☆62Updated 7 months ago
• IAMAl / Readings-in-Computer-Architectures
  Readings in Computer Architectures
  ☆17Updated 3 months ago
• bsc-loca / core_tile
  ☆15Updated 4 months ago
• openhwgroup / cvw-arch-verif
  The purpose of the repo is to support CORE-V Wally architectural verification
  ☆16Updated last month
• CSA-infra / RISCV-Scalable-Simulation-tutorial
  ☆14Updated 7 months ago
• Weiyet / RTLStructLib
  RTL data structure
  ☆55Updated 4 months ago
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆61Updated 4 years ago
• saursin / riscv-atom
  An open-source 32-bit RISC-V soft-core processor
  ☆41Updated 3 months ago
• black-parrot / black-parrot-sim
  ☆12Updated 2 months ago
• rsnikhil / DEVEL_Learn_Bluespec_and_RISCV_Design
  Development area for another repo: Learn_Bluespec_and_RISCV_Design
  ☆13Updated last month
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆127Updated last week
• ben-marshall / croyde-riscv
  A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.
  ☆48Updated 3 years ago
• GabbedT / ApogeoRV
  A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
  ☆20Updated 8 months ago
• pulp-platform / clint
  RISC-V Core Local Interrupt Controller (CLINT)
  ☆29Updated 2 weeks ago
• eisl-nctu / falco
  A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.
  ☆15Updated 3 years ago
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆108Updated 4 years ago
• riscv-stc / riscv-matrix-spec
  RISC-V Matrix Specification
  ☆23Updated last year
• pulp-platform / axi_llc
  ☆32Updated 3 weeks ago
• pulp-platform / quadrilatero
  matrix-coprocessor for RISC-V
  ☆25Updated last week
• chipsalliance / uvm-verilator
  ☆110Updated last month
• ucb-bar / riscv-benchmarks
  ☆31Updated 9 years ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 5 months ago
• ic-lab-duth / DRIM-S
  DUTH RISC-V Superscalar Microprocessor
  ☆32Updated last year
• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆191Updated 2 weeks ago
• Youssefmdany / RISC-V-Single-Cycle-Processor-Integrated-With-a-Cache-Memory-System-From-RTL-To-GDS
  RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS
  ☆11Updated last year