tenstorrent / rv-core-dv-kitLinks
☆25Updated 7 months ago
Alternatives and similar repositories for rv-core-dv-kit
Users that are interested in rv-core-dv-kit are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ☆32Updated 2 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- HW Design Collateral for Caliptra RoT IP☆113Updated this week
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- ☆50Updated last month
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- Naive Educational RISC V processor☆90Updated 2 weeks ago
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- ☆89Updated 2 months ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆20Updated last week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- ☆27Updated 8 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- An open-source custom cache generator.☆34Updated last year
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago