tenstorrent / rv-core-dv-kitLinks
☆28Updated 9 months ago
Alternatives and similar repositories for rv-core-dv-kit
Users that are interested in rv-core-dv-kit are comparing it to the libraries listed below
Sorting:
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆106Updated 4 years ago
- ☆51Updated 2 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- The multi-core cluster of a PULP system.☆109Updated last month
- HW Design Collateral for Caliptra RoT IP☆120Updated this week
- pulp_soc is the core building component of PULP based SoCs☆81Updated 9 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆151Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆180Updated 7 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 5 months ago
- ☆89Updated 3 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 3 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆126Updated last week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- RiscyOO: RISC-V Out-of-Order Processor☆166Updated 5 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆107Updated 2 months ago
- RISC-V Nexus Trace TG documentation and reference code☆55Updated 11 months ago
- An open-source custom cache generator.☆34Updated last year
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- FPGA tool performance profiling☆103Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆87Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 10 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- ☆33Updated 3 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆77Updated last year
- ☆61Updated 4 years ago