Alternatives and similar repositories for coresight-wire-protocol

Users that are interested in coresight-wire-protocol are comparing it to the libraries listed below

• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆76Updated last month
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆51Updated 6 months ago
• ARM-software / m-profile-user-guide-examples
  Example software projects to accompany the Armv8-M architecture User Guides
  ☆31Updated 5 months ago
• ARM-software / secure-debug-manager
  PSA-ADAC SDC-600 Secure Debug Manager library for authenticated debug
  ☆13Updated 3 months ago
• Nuclei-Software / nuclei-sdk
  Nuclei RISC-V Software Development Kit
  ☆143Updated this week
• foss-for-synopsys-dwc-arc-processors / toolchain
  Repository containing releases of prebuilt GNU toolchains for DesignWare ARC Processors from Synopsys (available from "releases" link bel…
  ☆100Updated 3 weeks ago
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆76Updated 6 years ago
• polarfire-soc / meta-polarfire-soc-yocto-bsp
  PolarFire SoC yocto Board Support Package
  ☆56Updated 3 months ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆68Updated 2 years ago
• xpack-dev-tools / riscv-none-embed-gcc-xpack
  DEPRECATED: Please update to risc-none-elf-gcc-xpack
  ☆124Updated 2 years ago
• Xilinx / meta-xilinx-tools
  Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.
  ☆63Updated last month
• ARM-software / CMSIS-View
  Repository of CMSIS Software Pack for software event generation and input/output handling.
  ☆39Updated 2 months ago
• ARM-software / CMSIS-Zone
  Repository for CMSIS-Zone eclipse plug-in
  ☆16Updated last year
• eembc / coremark-pro
  Containing dozens of real-world and synthetic tests, CoreMark®-PRO (2015) is an industry-standard benchmark that measures the multi-proce…
  ☆198Updated 11 months ago
• Xilinx / arm-trusted-firmware
  ARM Trusted Firmware
  ☆32Updated this week
• bluespec / RISCV_gdbstub
  A gdbstub for connecting GDB to a RISC-V Debug Module
  ☆31Updated 9 months ago
• Linaro / OpenCSD
  CoreSight trace stream decoder developed openly
  ☆164Updated last week
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆45Updated this week
• altera-fpga / u-boot-socfpga
  Official Intel SOCFPGA U-Boot repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…
  ☆108Updated 3 months ago
• Xilinx / qemu-devicetrees
  Device trees used by QEMU to describe the hardware
  ☆50Updated this week
• ARM-software / cryptocell-312-runtime
  CryptoCell 312 runtime code
  ☆25Updated 4 years ago
• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆56Updated 3 months ago
• embench / embench-iot
  The main Embench repository
  ☆284Updated 10 months ago
• ilg-archived / riscv-none-gcc
  The GNU MCU Eclipse RISC-V Embedded GCC
  ☆79Updated 5 years ago
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 4 years ago
• SanDisk-Open-Source / pyvcd
  Python package for writing Value Change Dump (VCD) files.
  ☆120Updated 8 months ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆113Updated last year
• polarfire-soc / hart-software-services
  PolarFire SoC hart software services
  ☆45Updated 3 weeks ago
• Xilinx / bootgen
  bootgen source code
  ☆46Updated last month
• antmicro / renode-verilator-integration
  This repository contains sample code integrating Renode with Verilator
  ☆19Updated last month