esa-tu-darmstadt / spn-compiler
Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
☆23Updated 3 months ago
Alternatives and similar repositories for spn-compiler:
Users that are interested in spn-compiler are comparing it to the libraries listed below
- ☆15Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Updated 7 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆20Updated this week
- A polyhedral compiler for hardware accelerators☆56Updated 8 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆26Updated 11 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- A graph linear algebra overlay☆52Updated last year
- ☆35Updated 3 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆18Updated last year
- ☆24Updated 4 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 4 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 6 months ago
- DASS HLS Compiler☆29Updated last year
- ☆27Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- ☆25Updated 3 years ago
- ☆33Updated 3 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 10 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆13Updated this week
- ☆21Updated last month