esa-tu-darmstadt / spn-compilerLinks
Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
☆23Updated 6 months ago
Alternatives and similar repositories for spn-compiler
Users that are interested in spn-compiler are comparing it to the libraries listed below
Sorting:
- EQueue Dialect☆40Updated 3 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- ☆14Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆31Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆24Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆29Updated 6 years ago
- ☆21Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- ☆26Updated last year
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆19Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated 3 weeks ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 8 months ago
- ☆30Updated 2 months ago
- ☆35Updated 4 years ago
- ☆25Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 5 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆56Updated 5 years ago
- ☆91Updated last year
- ☆58Updated last year
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 6 months ago
- A Toy-Purpose TPU Simulator☆18Updated 11 months ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆26Updated last year