esa-tu-darmstadt / spn-compilerLinks
Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
☆24Updated 10 months ago
Alternatives and similar repositories for spn-compiler
Users that are interested in spn-compiler are comparing it to the libraries listed below
Sorting:
- EQueue Dialect☆40Updated 3 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- ☆14Updated 4 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆16Updated 3 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆22Updated 8 months ago
- ☆16Updated this week
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- ☆59Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆25Updated last year
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆31Updated 11 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- ☆30Updated 6 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆70Updated 7 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆60Updated 7 months ago
- ☆61Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆101Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆36Updated 4 years ago