esa-tu-darmstadt / spn-compilerView external linksLinks
Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
☆25Nov 29, 2024Updated last year
Alternatives and similar repositories for spn-compiler
Users that are interested in spn-compiler are comparing it to the libraries listed below
Sorting:
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- [ISCA'25] LIA: A Single-GPU LLM Inference Acceleration with Cooperative AMX-Enabled CPU-GPU Computation and CXL Offloading☆13Jun 28, 2025Updated 7 months ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14May 26, 2025Updated 8 months ago
- Repository for AI model benchmarking on TT-Buda☆15Feb 9, 2026Updated last week
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 3 years ago
- ☆13Jul 10, 2024Updated last year
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Oct 1, 2020Updated 5 years ago
- ☆13Sep 19, 2016Updated 9 years ago
- A sandbox for quick iteration and experimentation on projects related to IREE, MLIR, and LLVM☆62Mar 21, 2025Updated 10 months ago
- Buda Compiler Backend for Tenstorrent devices☆30Apr 2, 2025Updated 10 months ago
- Slides and exercises for persistent memory programming tutorial☆14Nov 14, 2022Updated 3 years ago
- ☆18Apr 8, 2022Updated 3 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- ☆25Jan 7, 2026Updated last month
- ☆17Mar 2, 2021Updated 4 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- A easy general acc.☆18Mar 22, 2021Updated 4 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- Benchmarking PyTorch 2.0 different models☆20Mar 19, 2023Updated 2 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- Parameterizing Mixing Links in Sparse Factors Works Better than Dot-Product Self-Attention (CVPR 2022)☆20Dec 22, 2022Updated 3 years ago
- Experiments and prototypes associated with IREE or MLIR☆56Aug 9, 2024Updated last year
- Administrative repository for the Integrated Matrix Extension Task Group☆33Dec 15, 2025Updated 2 months ago
- ☆27Aug 2, 2021Updated 4 years ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆31Dec 13, 2023Updated 2 years ago
- ☆145Jan 30, 2025Updated last year
- Open source cross-platform compiler for compute-intensive loops used in AI algorithms, from Microsoft Research☆116Oct 10, 2023Updated 2 years ago
- The Synapse Neuron Wallet - Binary Releases☆15Dec 17, 2018Updated 7 years ago
- ☆35Dec 12, 2021Updated 4 years ago
- ☆38Jul 6, 2025Updated 7 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- This project contains code for the paper titled "SpikingBERT: Distilling BERT to Train Spiking Language Models Using Implicit Differentia…☆28Feb 21, 2024Updated last year
- TVM for Tenstorrent ASICs☆28Sep 8, 2025Updated 5 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- DISB is a new DNN inference serving benchmark with diverse workloads and models, as well as real-world traces.☆58Aug 21, 2024Updated last year
- A home for the final text of all TVM RFCs.☆109Sep 24, 2024Updated last year
- a simple riscv cpu☆24Dec 2, 2022Updated 3 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago