Xtext project to parse CoreDSL files
☆24Jul 22, 2026Updated 2 months ago
Alternatives and similar repositories for CoreDSL
Users that are interested in CoreDSL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆26Sep 7, 2026Updated last month
- An open-source implementation of the VADL processor description language.☆57Updated this week
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated last month
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Sep 29, 2026Updated last week
- 这是一个针对所有人的C编程教程。This is a C programming tutorial for real beginningers.☆11Oct 29, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Online documentation can be found at https://minres.github.io/SCViewer/☆22Aug 17, 2026Updated last month
- Tools and APIs to develop weavers for the LARA language (LARA Compiler, LARA Interpreter, Weaver Generator, etc...)☆16Oct 2, 2026Updated last week
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 5 years ago
- CV32E40X Design-Verification environment☆19Jun 2, 2026Updated 4 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model☆56May 26, 2025Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆95Apr 1, 2026Updated 6 months ago
- Example for running IREE in a bare-metal Arm environment.☆44Feb 24, 2026Updated 7 months ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- TAIDL: Tensor Accelerator ISA Definition Language☆22Apr 28, 2026Updated 5 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated 11 months ago
- The LLVM Project is a collection of modular and reusable compiler and toolchain technologies.☆22Feb 5, 2025Updated last year
- ☆17Sep 14, 2023Updated 3 years ago
- ☆19Jul 26, 2024Updated 2 years ago
- ☆10Updated this week
- ☆33Jan 7, 2025Updated last year
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆16Sep 23, 2026Updated 2 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆18Apr 21, 2024Updated 2 years ago
- Research about dataflow architecture☆15Nov 30, 2023Updated 2 years ago
- SQL Optimizations using MLIR☆12Apr 5, 2020Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- HDL Obfuscator☆13May 13, 2021Updated 5 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆107Sep 12, 2026Updated 3 weeks ago
- ☆29Aug 28, 2024Updated 2 years ago
- ☆37Sep 23, 2026Updated 2 weeks ago
- Code templates to get started experimenting with the RISC-V LLVM toolchain☆14Nov 25, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ET Accelerator Firmware and Runtime☆52Jul 17, 2026Updated 2 months ago
- A git subcommand to apply skeleton repository continuously☆15Sep 14, 2026Updated 3 weeks ago
- JSON5 parser for Ruby☆18Sep 14, 2026Updated 3 weeks ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆21Updated this week
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated 2 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆119Sep 12, 2026Updated 3 weeks ago
- Pure C implementation of e3nn☆26Mar 17, 2025Updated last year