Xtext project to parse CoreDSL files
☆24Jul 22, 2026Updated 3 months ago
Alternatives and similar repositories for CoreDSL
Users that are interested in CoreDSL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 5 years ago
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated 2 months ago
- An open-source implementation of the VADL processor description language.☆57Updated this week
- A hardware verification framework in Rust, inspired by the UVM.☆14Updated this week
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆107Updated this week
- TAIDL: Tensor Accelerator ISA Definition Language☆25Oct 20, 2026Updated last week
- 这是一个针对所有人的C编程教程。This is a C programming tutorial for real beginningers.☆11Oct 29, 2021Updated 5 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 5 years ago
- Tools and APIs to develop weavers for the LARA language (LARA Compiler, LARA Interpreter, Weaver Generator, etc...)☆16Oct 8, 2026Updated 3 weeks ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆24Oct 23, 2026Updated last week
- Filelist generator☆21Oct 14, 2026Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆95Apr 1, 2026Updated 6 months ago
- ☆17Apr 16, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Proposed RISC-V Composable Custom Extensions Specification☆74Jun 28, 2025Updated last year
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆320Sep 25, 2026Updated last month
- Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model☆56May 26, 2025Updated last year
- CSiBE☆34Feb 17, 2022Updated 4 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆199Oct 8, 2026Updated 3 weeks ago
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- ☆18Sep 14, 2023Updated 3 years ago
- ☆13Jun 12, 2025Updated last year
- ☆22Jul 18, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆225Oct 20, 2026Updated last week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆37Feb 20, 2024Updated 2 years ago
- A ROHD-based framework for connectivity and assembly of hardware designs.☆14Sep 9, 2026Updated last month
- ☆13Oct 12, 2016Updated 10 years ago
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆39Nov 17, 2022Updated 3 years ago
- A git subcommand to apply skeleton repository continuously☆15Oct 14, 2026Updated 2 weeks ago
- An implementation of RISC-V☆55Jul 14, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆18Apr 21, 2024Updated 2 years ago
- turn your confluence space into a static site☆12Feb 14, 2026Updated 8 months ago
- ☆20Mar 4, 2026Updated 7 months ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- ☆19Jul 26, 2024Updated 2 years ago
- ☆13Aug 17, 2026Updated 2 months ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆16Oct 22, 2026Updated last week