Minres / CoreDSLLinks
Xtext project to parse CoreDSL files
☆20Updated 5 months ago
Alternatives and similar repositories for CoreDSL
Users that are interested in CoreDSL are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago
- CGRA framework with vectorization support.☆33Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated this week
- ☆86Updated last year
- Next generation CGRA generator☆112Updated last week
- ☆58Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- CGRA Compilation Framework☆85Updated 2 years ago
- ☆92Updated last year
- ☆59Updated this week
- A DSL for Systolic Arrays☆80Updated 6 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- ☆15Updated last month
- ☆46Updated 2 weeks ago
- high-performance RTL simulator☆168Updated last year
- The Task Parallel System Composer (TaPaSCo)☆111Updated 2 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 10 months ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 3 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆25Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 2 weeks ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week