Minres / CoreDSLLinks
Xtext project to parse CoreDSL files
☆24Updated 3 months ago
Alternatives and similar repositories for CoreDSL
Users that are interested in CoreDSL are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 6 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆166Updated 2 years ago
- ☆87Updated last year
- Scalable Interface for RISC-V ISA Extensions☆23Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- CGRA Compilation Framework☆91Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆44Updated last year
- ☆62Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆109Updated 4 years ago
- high-performance RTL simulator☆186Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated last week
- Next generation CGRA generator☆118Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆131Updated 4 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- ☆56Updated 7 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- CGRA framework with vectorization support.☆43Updated last week
- The OpenPiton Platform☆28Updated 2 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Updated last year
- The Task Parallel System Composer (TaPaSCo)☆116Updated last week