Minres / CoreDSLLinks
Xtext project to parse CoreDSL files
☆24Updated 2 months ago
Alternatives and similar repositories for CoreDSL
Users that are interested in CoreDSL are comparing it to the libraries listed below
Sorting:
- ☆87Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆21Updated last month
- A hardware synthesis framework with multi-level paradigm☆43Updated 11 months ago
- ☆53Updated 5 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆124Updated 2 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- An Open-Source Tool for CGRA Accelerators☆80Updated 3 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- high-performance RTL simulator☆184Updated last year
- CGRA Compilation Framework☆89Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆149Updated this week
- The Task Parallel System Composer (TaPaSCo)☆115Updated last week
- CGRA framework with vectorization support.☆42Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆60Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆161Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- Next generation CGRA generator☆118Updated 2 weeks ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆39Updated 2 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆164Updated 2 years ago
- ☆52Updated 11 months ago
- ☆62Updated 2 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated 3 weeks ago