Minres / CoreDSLLinks
Xtext project to parse CoreDSL files
☆21Updated last week
Alternatives and similar repositories for CoreDSL
Users that are interested in CoreDSL are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 8 months ago
- ☆87Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- CGRA Compilation Framework☆87Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆125Updated 2 years ago
- ☆97Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- ☆61Updated this week
- Next generation CGRA generator☆114Updated this week
- DASS HLS Compiler☆29Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆27Updated 2 months ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 4 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆87Updated 11 months ago
- ☆46Updated 8 months ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- ☆16Updated 3 months ago
- RiVEC Bencmark Suite☆123Updated 10 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month