Minres / CoreDSLLinks
Xtext project to parse CoreDSL files
☆24Updated last month
Alternatives and similar repositories for CoreDSL
Users that are interested in CoreDSL are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- ☆18Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Next generation CGRA generator☆116Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆45Updated 2 weeks ago
- ☆87Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆161Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 5 months ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated this week
- ☆61Updated this week
- high-performance RTL simulator☆182Updated last year
- ILA Model Database☆24Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆49Updated 10 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆143Updated this week
- CGRA Compilation Framework☆88Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 10 months ago
- ☆105Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆118Updated last month
- The OpenPiton Platform☆28Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆36Updated last month
- An open source high level synthesis (HLS) tool built on top of LLVM☆126Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆38Updated 3 weeks ago
- Administrative repository for the Integrated Matrix Extension Task Group☆29Updated 3 weeks ago