Xtext project to parse CoreDSL files
☆23Apr 29, 2026Updated 2 months ago
Alternatives and similar repositories for CoreDSL
Users that are interested in CoreDSL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Jun 15, 2026Updated 2 weeks ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 4 years ago
- Scalable Interface for RISC-V ISA Extensions☆26Jun 9, 2026Updated 3 weeks ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34May 20, 2026Updated last month
- Example for running IREE in a bare-metal Arm environment.☆43Feb 24, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Online documentation can be found at https://minres.github.io/SCViewer/☆22Apr 10, 2026Updated 2 months ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 5 years ago
- Tools and APIs to develop weavers for the LARA language (LARA Compiler, LARA Interpreter, Weaver Generator, etc...)☆16Jun 8, 2026Updated 3 weeks ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- CV32E40X Design-Verification environment☆16Jun 2, 2026Updated 3 weeks ago
- Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model☆56May 26, 2025Updated last year
- ☆17Sep 14, 2023Updated 2 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 11 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 8 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆20Mar 4, 2026Updated 3 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated 2 months ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆16Jun 13, 2026Updated 2 weeks ago
- The LLVM Project is a collection of modular and reusable compiler and toolchain technologies.☆17Feb 5, 2025Updated last year
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- ☆89Jun 23, 2026Updated last week
- Driving Snax with MLIR☆21Apr 22, 2026Updated 2 months ago
- ☆18Jul 26, 2024Updated last year
- A C-family AST implementation designed to be an IR for DSL compilers.☆17Jul 6, 2017Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆33Jan 7, 2025Updated last year
- ☆13Oct 12, 2016Updated 9 years ago
- Adding quality checks and confounds computation steps to fmriprep for stroke data.☆15Apr 14, 2026Updated 2 months ago
- ☆10Dec 17, 2025Updated 6 months ago
- ☆18Apr 21, 2024Updated 2 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 4 years ago
- A tiny RISC-V instruction decoder and instruction set simulator☆36Oct 24, 2025Updated 8 months ago
- yet another eRuby implementation, based on Erubis☆28Sep 18, 2016Updated 9 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆17Mar 26, 2026Updated 3 months ago
- ☆25Updated this week
- Research about dataflow architecture☆14Nov 30, 2023Updated 2 years ago
- ☆17Apr 16, 2024Updated 2 years ago
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- An open-source implementation of the VADL processor description language.☆50Jun 23, 2026Updated last week
- A DAG processor and compiler for a tree-based spatial datapath.☆16Aug 24, 2022Updated 3 years ago