Xtext project to parse CoreDSL files
☆24Jul 22, 2026Updated last month
Alternatives and similar repositories for CoreDSL
Users that are interested in CoreDSL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Sep 7, 2026Updated last week
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 5 years ago
- An open-source implementation of the VADL processor description language.☆55Updated this week
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated last month
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Sep 7, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 这是一个针对所有人的C编程教程。This is a C programming tutorial for real beginningers.☆11Oct 29, 2021Updated 4 years ago
- Tools and APIs to develop weavers for the LARA language (LARA Compiler, LARA Interpreter, Weaver Generator, etc...)☆16Sep 7, 2026Updated last week
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Filelist generator☆21Updated this week
- Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model☆56May 26, 2025Updated last year
- Example for running IREE in a bare-metal Arm environment.☆44Feb 24, 2026Updated 6 months ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 4 months ago
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆22Jul 18, 2021Updated 5 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated 11 months ago
- The LLVM Project is a collection of modular and reusable compiler and toolchain technologies.☆21Feb 5, 2025Updated last year
- ☆17Sep 14, 2023Updated 3 years ago
- A C-family AST implementation designed to be an IR for DSL compilers.☆17Jul 6, 2017Updated 9 years ago
- ☆13Oct 12, 2016Updated 9 years ago
- ☆19Jul 26, 2024Updated 2 years ago
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- ☆33Jan 7, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆16Jun 29, 2026Updated 2 months ago
- ☆18Apr 21, 2024Updated 2 years ago
- Research about dataflow architecture☆15Nov 30, 2023Updated 2 years ago
- SQL Optimizations using MLIR☆12Apr 5, 2020Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- HDL Obfuscator☆13May 13, 2021Updated 5 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆107Sep 12, 2026Updated last week
- ☆29Aug 28, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Code templates to get started experimenting with the RISC-V LLVM toolchain☆14Nov 25, 2018Updated 7 years ago
- ET Accelerator Firmware and Runtime☆51Jul 17, 2026Updated 2 months ago
- A git subcommand to apply skeleton repository continuously☆15Updated this week
- JSON5 parser for Ruby☆18Updated this week
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆21Updated this week
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated last month
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago