Xtext project to parse CoreDSL files
☆24Oct 17, 2025Updated 5 months ago
Alternatives and similar repositories for CoreDSL
Users that are interested in CoreDSL are comparing it to the libraries listed below
Sorting:
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆26Mar 11, 2026Updated last week
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 4 years ago
- Scalable Interface for RISC-V ISA Extensions☆23Updated this week
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated this week
- Example for running IREE in a bare-metal Arm environment.☆41Feb 24, 2026Updated 3 weeks ago
- 这是一个针对所有人的C编程教程。This is a C programming tutorial for real beginningers.☆10Oct 29, 2021Updated 4 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Feb 11, 2024Updated 2 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 4 years ago
- Tools and APIs to develop weavers for the LARA language (LARA Compiler, LARA Interpreter, Weaver Generator, etc...)☆16Feb 5, 2026Updated last month
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model☆55May 26, 2025Updated 9 months ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 5 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆34Dec 15, 2025Updated 3 months ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Mar 13, 2026Updated last week
- ☆14Mar 10, 2026Updated last week
- ☆21Jul 18, 2021Updated 4 years ago
- ☆26Aug 28, 2024Updated last year
- Yet another implementation of TI C6x DSP simulator☆12Jan 16, 2014Updated 12 years ago
- ☆81Mar 10, 2026Updated last week
- Driving Snax with MLIR☆18Mar 13, 2026Updated last week
- HashCats Auto Clicker is a versatile tool that enhances your gaming experience by automating various actions within the HashCats game☆18Updated this week
- ☆18Jul 26, 2024Updated last year
- ☆33Jan 7, 2025Updated last year
- Research about dataflow architecture☆12Nov 30, 2023Updated 2 years ago
- ☆13Oct 12, 2016Updated 9 years ago
- Adding quality checks and confounds computation steps to fmriprep for stroke data.☆15Jun 23, 2025Updated 8 months ago
- yet another eRuby implementation, based on Erubis☆27Sep 18, 2016Updated 9 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 5 months ago
- ☆17Apr 16, 2024Updated last year
- An open-source implementation of the VADL processor description language.☆47Updated this week
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆94Oct 6, 2025Updated 5 months ago
- Debug waveforms with GDB☆29Nov 12, 2025Updated 4 months ago
- A DAG processor and compiler for a tree-based spatial datapath.☆16Aug 24, 2022Updated 3 years ago
- Code templates to get started experimenting with the RISC-V LLVM toolchain☆14Nov 25, 2018Updated 7 years ago
- VHDL code generator for AXI4-lite register files☆12May 22, 2024Updated last year
- A box2d.js/liquidfun combo using solely javascript. No google closure compiler.☆13Jan 24, 2018Updated 8 years ago
- Testing processors with Random Instruction Generation☆57Jan 13, 2026Updated 2 months ago