Alternatives and similar repositories for ai-ml:

Users that are interested in ai-ml are comparing it to the libraries listed below

• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆23Updated 2 months ago
• TeCSAR-UNCC / gem5-SALAM
  ☆89Updated 11 months ago
• IAMAl / ML-Hardware-Collections
  News and Paper Collections for Machine Learning Hardware
  ☆22Updated 8 months ago
• riscv-admin / attached-matrix-extension
  Administrative repository for the Attached Matrix Facility Task Group
  ☆9Updated last year
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆26Updated 2 weeks ago
• Arm-China / Compass_Apache_TVM
  Compass Apache TVM is enhanced based on the Apache TVM for wide range of Neural Network (NN) models quick support, optimization and heter…
  ☆14Updated 2 weeks ago
• riscv / riscv-bfloat16
  ☆33Updated 6 months ago
• Edgecortix-Inc / mera-tvm-public
  EdgeCortix maintained and extended fork of Apache TVM compiler stack utilized by MERA framework. TVM is an open deep learning compiler st…
  ☆11Updated last year
• compiler-dev / llvm-rv
  Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
  ☆43Updated 4 years ago
• esl-epfl / gem5-X
  The gem5-X open source framework (based on the gem5 simulator)
  ☆38Updated last year
• hanhwi / SimPoint
  ☆11Updated 2 years ago
• tum-ei-eda / muriscv-nn
  muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
  ☆67Updated last week
• plctlab / plct-gem5
  upstream: https://github.com/RALC88/gem5
  ☆31Updated last year
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated 4 months ago
• rivosinc / veclibm
  Vector math library using RISC-V vector ISA via C intrinsic
  ☆15Updated 2 months ago
• semidynamics / OpenVectorInterface
  Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit
  ☆34Updated 3 years ago
• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆30Updated 5 years ago
• sstsimulator / sst-tutorials
  Tutorial Material from the SST Team
  ☆19Updated 8 months ago
• ucb-bar / hwacha-template
  Template for projects using the Hwacha data-parallel accelerator
  ☆34Updated 4 years ago
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆124Updated 3 weeks ago
• embecosm / embecosm-toolchain-releases
  ☆16Updated 6 months ago
• Zhao-Dongyu / sgemm_riscv
  This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…
  ☆18Updated last month
• riscv / riscv-CMOs
  ☆83Updated 2 years ago
• li3tuo4 / rc-fpga-zcu
  Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)
  ☆58Updated last year
• tenstorrent / whisper
  ☆37Updated 2 weeks ago
• THU-DSP-LAB / llvm-project
  LLVM OpenCL C compiler suite for ventus GPGPU
  ☆40Updated last week
• riscv-boom / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆40Updated 5 years ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆30Updated last year
• suchandler96 / gem5-NVDLA
  ☆24Updated 4 months ago
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆119Updated 7 months ago