riscv-admin / ai-ml
AI-ML-NLP Task Group
☆13Updated last year
Alternatives and similar repositories for ai-ml:
Users that are interested in ai-ml are comparing it to the libraries listed below
- A Heterogeneous Platform Deep Learning Compiler Framework from EdgeCortix☆34Updated 8 months ago
- Compass Apache TVM is enhanced based on the Apache TVM for wide range of Neural Network (NN) models quick support, optimization and heter…☆18Updated 2 months ago
- News and Paper Collections for Machine Learning Hardware☆22Updated 11 months ago
- ☆34Updated 9 months ago
- Example for running IREE in a bare-metal Arm environment.☆33Updated last month
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆84Updated 2 years ago
- ☆16Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆138Updated 2 months ago
- Administrative repository for the Attached Matrix Facility Task Group☆12Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 9 months ago
- ☆22Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆80Updated 4 months ago
- RISC-V Matrix Specification☆21Updated 4 months ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- EdgeCortix maintained and extended fork of Apache TVM compiler stack utilized by MERA framework. TVM is an open deep learning compiler st…☆11Updated last year
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆77Updated last month
- The multi-core cluster of a PULP system.☆89Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆105Updated this week
- LLVM OpenCL C compiler suite for ventus GPGPU☆45Updated 2 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆34Updated this week
- ☆57Updated this week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆13Updated 9 months ago
- Chisel Cheatsheet☆33Updated 2 years ago
- a simple end to end example of taking a ML graph (TF2 / PyTorch) and running it on a device [cpu, gpu]☆34Updated 4 years ago