Alternatives and similar repositories for ai-ml:

Users that are interested in ai-ml are comparing it to the libraries listed below

• Edgecortix-Inc / mera
  A Heterogeneous Platform Deep Learning Compiler Framework from EdgeCortix
  ☆32Updated 7 months ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆30Updated last week
• gvsoc / gvsoc
  ☆17Updated this week
• IAMAl / ML-Hardware-Collections
  News and Paper Collections for Machine Learning Hardware
  ☆22Updated 9 months ago
• plctlab / rvv-benchmark
  PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
  ☆21Updated 4 years ago
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆126Updated 3 weeks ago
• Arm-China / Compass_Apache_TVM
  Compass Apache TVM is enhanced based on the Apache TVM for wide range of Neural Network (NN) models quick support, optimization and heter…
  ☆16Updated 2 weeks ago
• plctlab / plct-gem5
  upstream: https://github.com/RALC88/gem5
  ☆31Updated last year
• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆83Updated last year
• riscv / riscv-bfloat16
  ☆33Updated 7 months ago
• riscv-admin / attached-matrix-extension
  Administrative repository for the Attached Matrix Facility Task Group
  ☆10Updated last year
• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆33Updated 5 years ago
• openhwgroup / corev-llvm-project
  ☆13Updated 7 months ago
• xmos / ai_tools
  AI applications and tools
  ☆26Updated this week
• riscv-stc / riscv-matrix-spec
  RISC-V Matrix Specification
  ☆19Updated 3 months ago
• riscv-boom / riscv-coremark
  Setup scripts and files needed to compile CoreMark on RISC-V
  ☆64Updated 7 months ago
• space-mit / riscv-ime-extension-spec
  Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…
  ☆51Updated 6 months ago
• UCSBarchlab / Charm
  A Language for Closed-form High-level ARchitecture Modeling
  ☆20Updated 5 years ago
• pulp-platform / redmule
  ☆47Updated this week
• tum-ei-eda / muriscv-nn
  muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
  ☆72Updated this week
• ics-jku / riscv-vp-plusplus
  RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…
  ☆28Updated last week
• semidynamics / OpenVectorInterface
  Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit
  ☆34Updated 3 years ago
• riscv-non-isa / riscv-semihosting
  ☆28Updated 2 weeks ago
• zero-day-labs / riscv-aia
  AIA IP compliant with the RISC-V AIA spec
  ☆35Updated last month
• TeCSAR-UNCC / gem5-SALAM
  ☆91Updated last year
• embecosm / embecosm-toolchain-releases
  ☆16Updated 7 months ago
• THU-DSP-LAB / llvm-project
  LLVM OpenCL C compiler suite for ventus GPGPU
  ☆43Updated this week
• nod-ai / PI
  A lightweight MLIR Python frontend with support for PyTorch
  ☆23Updated 6 months ago
• riscv / riscv-aia
  ☆86Updated last week
• firesim / FireMarshal
  Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
  ☆79Updated 3 months ago