riscv-admin / ai-mlLinks
AI-ML-NLP Task Group
☆13Updated 2 years ago
Alternatives and similar repositories for ai-ml
Users that are interested in ai-ml are comparing it to the libraries listed below
Sorting:
- A Heterogeneous Platform Deep Learning Compiler Framework from EdgeCortix☆34Updated last year
- Compass Apache TVM is enhanced based on the Apache TVM for wide range of Neural Network (NN) models quick support, optimization and heter…☆21Updated 3 weeks ago
- News and Paper Collections for Machine Learning Hardware☆22Updated 2 months ago
- Example for running IREE in a bare-metal Arm environment.☆40Updated 6 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆162Updated last year
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆91Updated 4 months ago
- ☆13Updated last month
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆44Updated 5 years ago
- ☆37Updated last week
- Tenstorrent Kernel Module☆59Updated this week
- RISC-V Integrated Matrix Development Repository☆21Updated 2 weeks ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆63Updated 4 years ago
- ET Accelerator Firmware and Runtime☆35Updated last week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆101Updated 7 months ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- ☆37Updated 3 years ago
- Learn NVDLA by SOMNIA☆42Updated 6 years ago
- Virtual Platform for NVDLA☆161Updated 7 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 4 months ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆98Updated last year
- ☆61Updated 3 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆143Updated 2 weeks ago
- The Riallto Open Source Project from AMD☆84Updated 10 months ago
- The multi-core cluster of a PULP system.☆111Updated last week
- This project contains a code generator that produces static C NN inference deployment code targeting tiny micro-controllers (TinyML) as r…☆30Updated 4 years ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated 2 weeks ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆42Updated last year