A collection of commonly asked RTL design interview questions
☆50May 2, 2017Updated 9 years ago
Alternatives and similar repositories for hw_interview_questions
Users that are interested in hw_interview_questions are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Low Power VLSI Design Concepts & Interview Questions for Top Semiconductor MNCs☆11Jan 12, 2023Updated 3 years ago
- Digital Design verilog tricky problems having industry standards☆42Jul 30, 2020Updated 5 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- For aspiring hardware engineers out there.☆87Mar 16, 2025Updated last year
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆35Aug 31, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- coreless esp32 controlled drone☆10Mar 17, 2023Updated 3 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- Neural Markov Logic Networks☆13Feb 14, 2022Updated 4 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Jun 7, 2026Updated last week
- An implementation of the Advanced Encryption Standard (AES) encryption algorithm using Verilog supporting AES-128, AES-192, and AES-256 e…☆14Jun 7, 2025Updated last year
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆32Dec 9, 2021Updated 4 years ago
- PolarFire FPGA sample RISC-V designs☆14Oct 15, 2019Updated 6 years ago
- 8-bit RISC Processor on Logisim☆14Oct 1, 2020Updated 5 years ago
- Official implementation of "Discover network dynamics with neural symbolic regression"☆53Jan 6, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- ☆11Jun 19, 2018Updated 7 years ago
- Electrical and Computer Engineering project portfolio☆37Sep 22, 2024Updated last year
- Practice exercises for SystemVerilog, UVM ..☆28Jun 7, 2020Updated 6 years ago
- UART serial interface on DE0-Nano☆11May 24, 2015Updated 11 years ago
- Professor: C.H. Yang☆10Aug 16, 2025Updated 10 months ago
- This is a tutorial on standard digital design flow☆85May 24, 2021Updated 5 years ago
- Firmware / software / Verilog for the Photon camera☆16Mar 20, 2026Updated 2 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21May 27, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆51May 20, 2026Updated 3 weeks ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆57Nov 16, 2023Updated 2 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Jan 16, 2026Updated 5 months ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆55Nov 7, 2021Updated 4 years ago
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆18Dec 16, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated 4 months ago
- Hardware accelerated AES Encryption for ESP32☆23May 2, 2021Updated 5 years ago
- Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA☆12Mar 29, 2018Updated 8 years ago
- Processor support packages☆21Feb 2, 2021Updated 5 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- ☆18Jan 28, 2018Updated 8 years ago
- 丁建均老師的"時頻分析和小波轉換"作業(TFW)☆11Jan 18, 2024Updated 2 years ago