A collection of commonly asked RTL design interview questions
☆38May 2, 2017Updated 8 years ago
Alternatives and similar repositories for hw_interview_questions
Users that are interested in hw_interview_questions are comparing it to the libraries listed below
Sorting:
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆40May 10, 2019Updated 6 years ago
- JanSevak is a AI powered HealthCare Management System. The system allows users to register as patients, book appointments, and predict di…☆15Jan 20, 2024Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Jan 27, 2023Updated 3 years ago
- For aspiring hardware engineers out there.☆83Mar 16, 2025Updated 11 months ago
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆33Aug 31, 2023Updated 2 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆22Nov 21, 2020Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 2 weeks ago
- ☆12Aug 12, 2022Updated 3 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 9 years ago
- A repository for FAQs regarding the 18240 class.☆10Jan 21, 2026Updated last month
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- coreless esp32 controlled drone☆10Mar 17, 2023Updated 2 years ago
- This is a tutorial on standard digital design flow☆83May 24, 2021Updated 4 years ago
- SystemVerilog Tutorial☆196Updated this week
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆181Jan 29, 2024Updated 2 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- Full Arduino based WIFI controlled drone. Build with single PCB.☆12Dec 8, 2020Updated 5 years ago
- This tool automates and facilitates an Differential fault analysis attack on AES 128 with a fault injected between the 2 last MixColumns☆13Nov 9, 2022Updated 3 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- UART serial interface on DE0-Nano☆10May 24, 2015Updated 10 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- ☆16Mar 27, 2024Updated last year
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆51Feb 26, 2025Updated last year
- This is a software reference code to implement the FPGA remote debug feature. User will compile the reference code into a user space appl…☆14Feb 28, 2026Updated last week
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- RTLMeter benchmark suite☆29Updated this week
- ☆10Dec 4, 2016Updated 9 years ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 10 years ago
- Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI☆10Oct 25, 2019Updated 6 years ago
- ☆11Jun 19, 2018Updated 7 years ago
- core placement optimization☆13Dec 25, 2021Updated 4 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Dec 3, 2023Updated 2 years ago