pengwubj / hw_interview_questionsLinks
A collection of commonly asked RTL design interview questions
☆31Updated 8 years ago
Alternatives and similar repositories for hw_interview_questions
Users that are interested in hw_interview_questions are comparing it to the libraries listed below
Sorting:
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆62Updated 2 years ago
- ☆161Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆87Updated 6 years ago
- ☆46Updated 4 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆105Updated 6 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆126Updated 7 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- Asynchronous fifo in verilog☆35Updated 9 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆102Updated 2 years ago
- Architectural design of data router in verilog☆31Updated 5 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆132Updated last year
- VIP for AXI Protocol☆139Updated 3 years ago
- AXI DMA 32 / 64 bits☆115Updated 10 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆83Updated 2 years ago
- This is the repository for the IEEE version of the book☆66Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆104Updated 11 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- ☆12Updated 3 months ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Examples and reference for System Verilog Assertions☆86Updated 8 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆64Updated 4 years ago
- UVM and System Verilog Manuals☆43Updated 6 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆92Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆49Updated last year
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago