pengwubj / hw_interview_questionsLinks
A collection of commonly asked RTL design interview questions
☆37Updated 8 years ago
Alternatives and similar repositories for hw_interview_questions
Users that are interested in hw_interview_questions are comparing it to the libraries listed below
Sorting:
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆140Updated 7 years ago
- Asynchronous fifo in verilog☆37Updated 9 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆72Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆97Updated 6 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆55Updated last year
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆39Updated 3 months ago
- An AXI4 crossbar implementation in SystemVerilog☆198Updated 3 months ago
- Network on Chip Implementation written in SytemVerilog☆196Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆76Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- VIP for AXI Protocol☆161Updated 3 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆43Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆185Updated last year
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆103Updated 2 years ago
- Architectural design of data router in verilog☆31Updated 6 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- This is the repository for the IEEE version of the book☆77Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- A verilog implementation for Network-on-Chip☆78Updated 7 years ago
- ☆52Updated 4 years ago
- Introductory course into static timing analysis (STA).☆99Updated 5 months ago
- ☆117Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated 2 years ago
- UVM and System Verilog Manuals☆46Updated 6 years ago
- This is a detailed SystemVerilog course☆129Updated 9 months ago
- PCIE 5.0 Graduation project (Verification Team)☆94Updated last year
- AMBA bus generator including AXI, AHB, and APB☆117Updated 4 years ago