pengwubj / hw_interview_questionsView external linksLinks
A collection of commonly asked RTL design interview questions
☆38May 2, 2017Updated 8 years ago
Alternatives and similar repositories for hw_interview_questions
Users that are interested in hw_interview_questions are comparing it to the libraries listed below
Sorting:
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆40May 10, 2019Updated 6 years ago
- JanSevak is a AI powered HealthCare Management System. The system allows users to register as patients, book appointments, and predict di…☆15Jan 20, 2024Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Jan 27, 2023Updated 3 years ago
- For aspiring hardware engineers out there.☆82Mar 16, 2025Updated 11 months ago
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆31Aug 31, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆30Dec 9, 2021Updated 4 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 9 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- coreless esp32 controlled drone☆10Mar 17, 2023Updated 2 years ago
- This is a tutorial on standard digital design flow☆83May 24, 2021Updated 4 years ago
- 100 Days of RTL☆408Aug 15, 2024Updated last year
- SystemVerilog Tutorial☆192Nov 30, 2025Updated 2 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆178Jan 29, 2024Updated 2 years ago
- This tool automates and facilitates an Differential fault analysis attack on AES 128 with a fault injected between the 2 last MixColumns☆13Nov 9, 2022Updated 3 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Full Arduino based WIFI controlled drone. Build with single PCB.☆12Dec 8, 2020Updated 5 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Feb 26, 2025Updated 11 months ago
- This is a software reference code to implement the FPGA remote debug feature. User will compile the reference code into a user space appl…☆14Jun 19, 2025Updated 7 months ago
- RTLMeter benchmark suite☆29Jan 25, 2026Updated 3 weeks ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 8 months ago
- core placement optimization☆13Dec 25, 2021Updated 4 years ago
- ☆10Dec 4, 2016Updated 9 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 10 years ago
- UART serial interface on DE0-Nano☆10May 24, 2015Updated 10 years ago
- Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI☆10Oct 25, 2019Updated 6 years ago
- ☆10Aug 20, 2019Updated 6 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆591Jan 3, 2026Updated last month
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆14Mar 3, 2023Updated 2 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago