# 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple of good questions. All the Questions will be posted here. If any from the side of users also, if given they will be posted here. Please let me know if there any corrections in the solutions given by me.
☆26Jul 9, 2025Updated last year
Alternatives and similar repositories for 2_Interview_Questions
Users that are interested in 2_Interview_Questions are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12May 8, 2022Updated 4 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆13Jun 26, 2025Updated last year
- Design Verification Engineer interview preparation guide.☆53Jul 20, 2025Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆16Dec 8, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verification IP for APB protocol☆34Sep 9, 2020Updated 5 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- ☆13Feb 1, 2025Updated last year
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated 5 months ago
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆14Dec 15, 2023Updated 2 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Jun 26, 2026Updated 3 weeks ago
- Solution for 2022 ICCAD Problem D: Wirelength Driven Detailed Macro Placement☆15Nov 14, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆48Jul 11, 2025Updated last year
- Monte Carlo Tree Search on Perfect Rectangle Packing Problem Instances☆10Dec 8, 2022Updated 3 years ago
- Reusable 4-bit CPU in Logisim with Verilog HDL, ISA docs, and a browser playground☆14Feb 24, 2026Updated 4 months ago
- VIP for AXI Protocol☆180May 24, 2022Updated 4 years ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆14Mar 3, 2023Updated 3 years ago
- 交大電子所-積體電路實驗設計-李鎮宜教授☆13Sep 4, 2024Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆125Feb 22, 2024Updated 2 years ago
- A collection of course materials, notes and assignments for the Masters of Information and Data Sciences program at UC Berkeley☆15Dec 15, 2019Updated 6 years ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆19Jun 26, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆49Apr 7, 2024Updated 2 years ago
- ☆14Feb 13, 2022Updated 4 years ago
- UVM Testbench for synchronus fifo☆20Aug 28, 2020Updated 5 years ago
- This repository contains course materials, tutorials and exercise for CSE321: Computer Organization course.☆27Dec 17, 2025Updated 7 months ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- ☆15May 24, 2025Updated last year
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 5 years ago
- Structured UVM Course☆75Jan 4, 2024Updated 2 years ago
- ☆13Jun 4, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- Test Chip General Purpose OpAmp using Skywater SKY130 PDK☆20Mar 1, 2021Updated 5 years ago
- The memory model was leveraged from micron.☆31Mar 24, 2018Updated 8 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆22Nov 5, 2025Updated 8 months ago
- This repository contains source code for Universal boot loader This repository contains source code for Universal boot loader for use wit…☆12Aug 19, 2025Updated 11 months ago
- SystemVerilog Constraint Layering via Reusable Randomization Policy Classes Examples☆17Mar 8, 2015Updated 11 years ago