# 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple of good questions. All the Questions will be posted here. If any from the side of users also, if given they will be posted here. Please let me know if there any corrections in the solutions given by me.
☆25Jul 9, 2025Updated 7 months ago
Alternatives and similar repositories for 2_Interview_Questions
Users that are interested in 2_Interview_Questions are comparing it to the libraries listed below
Sorting:
- ☆11May 8, 2022Updated 3 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆22Nov 21, 2020Updated 5 years ago
- Verification IP for APB protocol☆33Sep 9, 2020Updated 5 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 2 years ago
- ☆14May 24, 2025Updated 9 months ago
- Vision & A.I Study kakao open-chat information page☆11May 13, 2024Updated last year
- Verilog Project☆20Aug 30, 2021Updated 4 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆11Jun 26, 2025Updated 8 months ago
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆14Dec 15, 2023Updated 2 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆17Sep 10, 2025Updated 5 months ago
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- This repository contains source code for Universal boot loader This repository contains source code for Universal boot loader for use wit…☆12Aug 19, 2025Updated 6 months ago
- Built a test environment using UVM Methodology to verify APB Protocol.☆15Feb 6, 2019Updated 7 years ago
- Parse hardware design information to generate project specific machine configuration☆17Nov 20, 2025Updated 3 months ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆13Jun 13, 2021Updated 4 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆14Mar 3, 2023Updated 3 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- 交大電子所-積體電路實驗設計-李鎮宜教授☆14Sep 4, 2024Updated last year
- ☆13Feb 1, 2025Updated last year
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆26Feb 16, 2026Updated 2 weeks ago
- ☆14Feb 13, 2022Updated 4 years ago
- Verilog implementation of Pac-Man made for a class's final project☆19Mar 7, 2012Updated 13 years ago
- Notes and files from reverse engineering the iClicker base station☆11May 18, 2019Updated 6 years ago
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆14Nov 13, 2024Updated last year
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- ☆12Feb 19, 2024Updated 2 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆14Jul 14, 2019Updated 6 years ago
- ☆12Jun 4, 2024Updated last year
- git clone of http://code.google.com/p/axi-bfm/☆19May 21, 2013Updated 12 years ago
- NYCU ICLAB 2025 spring codes & 心得☆21Jan 1, 2026Updated 2 months ago
- VIP for AXI Protocol☆164May 24, 2022Updated 3 years ago
- All code developed by the UW Orbital software team☆25Feb 22, 2026Updated last week
- ECE 155 : Engineering Design with Embedded Systems☆14Nov 14, 2015Updated 10 years ago
- ☆17Sep 19, 2022Updated 3 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆22Apr 20, 2022Updated 3 years ago
- A complete UVM TB for verification of single port 64KB RAM☆17Apr 16, 2021Updated 4 years ago
- Old school SEO for Waterloo ECE.☆19Mar 25, 2025Updated 11 months ago