# 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple of good questions. All the Questions will be posted here. If any from the side of users also, if given they will be posted here. Please let me know if there any corrections in the solutions given by me.
☆26Jul 9, 2025Updated 10 months ago
Alternatives and similar repositories for 2_Interview_Questions
Users that are interested in 2_Interview_Questions are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12May 8, 2022Updated 4 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- Semiconductor Packaging Fundamentals☆29May 19, 2025Updated last year
- Verification IP for APB protocol☆34Sep 9, 2020Updated 5 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆12Jun 26, 2025Updated 10 months ago
- ☆10Sep 8, 2021Updated 4 years ago
- Verilog implementation of Pac-Man made for a class's final project☆19Mar 7, 2012Updated 14 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆14Mar 3, 2023Updated 3 years ago
- VIP for AXI Protocol☆174May 24, 2022Updated 3 years ago
- ☆14Feb 13, 2022Updated 4 years ago
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆14Dec 15, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- An inhouse RISC-V 32-bits CPU☆18Feb 12, 2026Updated 3 months ago
- Built a test environment using UVM Methodology to verify APB Protocol.☆16Feb 6, 2019Updated 7 years ago
- SMS is school management app , which basically helps the school to function online and solves a lot of problems.☆22Jan 30, 2023Updated 3 years ago
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- Ethiopian books pdf☆42Jun 16, 2023Updated 2 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆15Dec 8, 2020Updated 5 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆19Sep 10, 2025Updated 8 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆56Apr 2, 2026Updated last month
- The memory model was leveraged from micron.☆30Mar 24, 2018Updated 8 years ago
- ☆12Jun 4, 2024Updated last year
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated 3 months ago
- Verilog Project☆20Aug 30, 2021Updated 4 years ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Github Pages template for academic portfolio websites☆17Oct 22, 2024Updated last year
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆14Nov 13, 2024Updated last year
- ☆17Sep 19, 2022Updated 3 years ago
- Vision & A.I Study kakao open-chat information page☆11May 13, 2024Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆52Aug 31, 2025Updated 8 months ago
- Notes and files from reverse engineering the iClicker base station☆11May 18, 2019Updated 7 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆27Jun 4, 2024Updated last year