# 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple of good questions. All the Questions will be posted here. If any from the side of users also, if given they will be posted here. Please let me know if there any corrections in the solutions given by me.
☆25Jul 9, 2025Updated 9 months ago
Alternatives and similar repositories for 2_Interview_Questions
Users that are interested in 2_Interview_Questions are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11May 8, 2022Updated 3 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- Verification IP for APB protocol☆33Sep 9, 2020Updated 5 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- ☆13Feb 1, 2025Updated last year
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆11Jun 26, 2025Updated 9 months ago
- ☆14May 24, 2025Updated 10 months ago
- Verilog implementation of Pac-Man made for a class's final project☆19Mar 7, 2012Updated 14 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- ☆14Feb 13, 2022Updated 4 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- An inhouse RISC-V 32-bits CPU☆18Feb 12, 2026Updated 2 months ago
- Built a test environment using UVM Methodology to verify APB Protocol.☆15Feb 6, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- Ethiopian books pdf☆34Jun 16, 2023Updated 2 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆15Dec 8, 2020Updated 5 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆24Apr 20, 2022Updated 3 years ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆13Jun 13, 2021Updated 4 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆19Sep 10, 2025Updated 7 months ago
- The memory model was leveraged from micron.☆30Mar 24, 2018Updated 8 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago
- A complete UVM TB for verification of single port 64KB RAM☆17Apr 16, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated last month
- Verilog Project☆21Aug 30, 2021Updated 4 years ago
- Github Pages template for academic portfolio websites☆16Oct 22, 2024Updated last year
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆14Nov 13, 2024Updated last year
- ☆17Sep 19, 2022Updated 3 years ago
- Vision & A.I Study kakao open-chat information page☆11May 13, 2024Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆50Aug 31, 2025Updated 7 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆26Jun 4, 2024Updated last year
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆38Mar 22, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Notes and files from reverse engineering the iClicker base station☆11May 18, 2019Updated 6 years ago
- This repository contains source code for Universal boot loader This repository contains source code for Universal boot loader for use wit…☆12Aug 19, 2025Updated 7 months ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆32Dec 12, 2021Updated 4 years ago
- ☆10May 20, 2022Updated 3 years ago
- A Y86-64 processor implemented using Verilog☆16Aug 21, 2021Updated 4 years ago
- Complete tutorial code.☆23Apr 29, 2024Updated last year
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 7 years ago