The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuction is to generate the specific waveforms according to your setting.And the setting is done in the python code (main.py), which will facilitate greatly the coding works.
☆56Dec 16, 2025Updated 2 months ago
Alternatives and similar repositories for VerilogA-Wave-Generator
Users that are interested in VerilogA-Wave-Generator are comparing it to the libraries listed below
Sorting:
- A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.☆12Dec 12, 2021Updated 4 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆81Jun 12, 2023Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 7 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆22Nov 21, 2020Updated 5 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆195Nov 13, 2024Updated last year
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- SKILL / SKILL++ Syntax highlighting for vim☆11Nov 16, 2021Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆36Apr 7, 2019Updated 6 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆26Jan 2, 2021Updated 5 years ago
- Matlab codes to produce animations of a delta-sigma modulator for teaching purposes.☆14Dec 22, 2020Updated 5 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Aug 8, 2017Updated 8 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆13Mar 17, 2019Updated 6 years ago
- Pulsar asynchronous synthesis framework☆13Apr 2, 2021Updated 4 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆18Apr 20, 2019Updated 6 years ago
- Verification IP project for I3C protocol☆24Feb 13, 2026Updated 3 weeks ago
- 9-bit SAR in skywater 130 nm☆17Jan 15, 2025Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆39Mar 2, 2022Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Jun 16, 2022Updated 3 years ago
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆15Mar 26, 2014Updated 11 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 5 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- FPGA based signal generator☆14Dec 25, 2023Updated 2 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆39Apr 2, 2020Updated 5 years ago
- A seamless python to Cadence Virtuoso Skill interface☆259Feb 26, 2025Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆84Aug 7, 2022Updated 3 years ago
- Completed LDO Design for Skywaters 130nm☆19Feb 16, 2023Updated 3 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- port from python to C++ PyVCD lib☆23Jun 16, 2025Updated 8 months ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆55Feb 14, 2026Updated 3 weeks ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆72Apr 9, 2018Updated 7 years ago
- ☆19Jul 25, 2018Updated 7 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Nov 25, 2015Updated 10 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 7 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆182Oct 6, 2025Updated 5 months ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆23Jan 22, 2026Updated last month