ColsonZhang / VerilogA-Wave-Generator
The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuction is to generate the specific waveforms according to your setting.And the setting is done in the python code (main.py), which will facilitate greatly the coding works.
☆42Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for VerilogA-Wave-Generator
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆57Updated last year
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆140Updated last week
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆64Updated 2 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆41Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆28Updated 2 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆21Updated 5 years ago
- A 10bit SAR ADC in Sky130☆20Updated last year
- ADC Performance Survey 1997-2024 (ISSCC & VLSI Circuit Symposium)☆166Updated 3 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆28Updated 4 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆105Updated 8 months ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆46Updated 6 years ago
- Must-have verilog systemverilog modules☆25Updated 2 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆18Updated 3 years ago
- ☆12Updated 10 months ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- ☆19Updated 10 months ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆10Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago
- All digital PLL☆24Updated 6 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆47Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆24Updated 3 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆48Updated 7 years ago
- ☆51Updated 5 years ago
- ☆34Updated 9 years ago
- ☆26Updated 5 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆53Updated 8 months ago
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago