The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuction is to generate the specific waveforms according to your setting.And the setting is done in the python code (main.py), which will facilitate greatly the coding works.
☆56Dec 16, 2025Updated 5 months ago
Alternatives and similar repositories for VerilogA-Wave-Generator
Users that are interested in VerilogA-Wave-Generator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆21Apr 20, 2019Updated 7 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 5 years ago
- Completed LDO Design for Skywaters 130nm☆19Feb 16, 2023Updated 3 years ago
- A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.☆14Dec 12, 2021Updated 4 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆216Nov 13, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆38Apr 7, 2019Updated 7 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Jun 16, 2022Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆29Feb 21, 2019Updated 7 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆56Apr 9, 2026Updated last month
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆15Mar 17, 2019Updated 7 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆73Apr 9, 2018Updated 8 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆83Dec 22, 2016Updated 9 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆28Jan 2, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆25Mar 7, 2019Updated 7 years ago
- ADMS is a code generator for some of Verilog-A☆103Nov 28, 2022Updated 3 years ago
- SKILL / SKILL++ Syntax highlighting for vim☆13Nov 16, 2021Updated 4 years ago
- do the performance test of ABACUS☆21May 6, 2026Updated 3 weeks ago
- An example of a simple bare-metal application for the ARM Cortex A9 processor (Altera Cyclone V HPS)☆11May 14, 2020Updated 6 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆44Mar 2, 2022Updated 4 years ago
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 4 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆213Oct 6, 2025Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- ☆16Feb 12, 2026Updated 3 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆42Apr 2, 2020Updated 6 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆25Jan 20, 2021Updated 5 years ago
- ☆10Sep 7, 2023Updated 2 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 12 years ago
- ☆15Updated this week
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆19May 5, 2022Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- High Dynamic Range imaging with Altera DE2-115.☆14Mar 1, 2021Updated 5 years ago
- port from python to C++ PyVCD lib☆24Mar 4, 2026Updated 2 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- A 10bit SAR ADC in Sky130☆36Dec 4, 2022Updated 3 years ago