The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuction is to generate the specific waveforms according to your setting.And the setting is done in the python code (main.py), which will facilitate greatly the coding works.
☆56Dec 16, 2025Updated 3 months ago
Alternatives and similar repositories for VerilogA-Wave-Generator
Users that are interested in VerilogA-Wave-Generator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆82Jun 12, 2023Updated 2 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆22Nov 21, 2020Updated 5 years ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆18Apr 20, 2019Updated 6 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- Completed LDO Design for Skywaters 130nm☆19Feb 16, 2023Updated 3 years ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.☆12Dec 12, 2021Updated 4 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆37Apr 7, 2019Updated 6 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆198Nov 13, 2024Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆29Feb 21, 2019Updated 7 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Jun 16, 2022Updated 3 years ago
- 9-bit SAR in skywater 130 nm☆17Jan 15, 2025Updated last year
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆56Feb 14, 2026Updated last month
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Mar 17, 2019Updated 7 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆83Dec 22, 2016Updated 9 years ago
- Matlab codes to produce animations of a delta-sigma modulator for teaching purposes.☆14Dec 22, 2020Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆27Jan 2, 2021Updated 5 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 7 years ago
- ADMS is a code generator for some of Verilog-A☆103Nov 28, 2022Updated 3 years ago
- do the performance test of ABACUS☆21Updated this week
- An example of a simple bare-metal application for the ARM Cortex A9 processor (Altera Cyclone V HPS)☆11May 14, 2020Updated 5 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆192Oct 6, 2025Updated 5 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆42Mar 2, 2022Updated 4 years ago
- Digital Standard Cells based SAR ADC☆14Aug 5, 2021Updated 4 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Skill language interpreter☆73Aug 24, 2020Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- ☆10Sep 7, 2023Updated 2 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 12 years ago
- Ten Thousand Failures Blog☆12Jul 22, 2014Updated 11 years ago
- Pulsar asynchronous synthesis framework☆13Apr 2, 2021Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- UVM components for DSP tasks (MODulation/DEModulation)☆15Mar 2, 2022Updated 4 years ago
- The GATE EC Preparation Repository provides comprehensive study materials, including handbooks, formula books, solved papers (2010-2024),…☆31Jul 18, 2025Updated 8 months ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- High Dynamic Range imaging with Altera DE2-115.☆13Mar 1, 2021Updated 5 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- A 10bit SAR ADC in Sky130☆34Dec 4, 2022Updated 3 years ago