The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuction is to generate the specific waveforms according to your setting.And the setting is done in the python code (main.py), which will facilitate greatly the coding works.
☆57Dec 16, 2025Updated 10 months ago
Alternatives and similar repositories for VerilogA-Wave-Generator
Users that are interested in VerilogA-Wave-Generator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Completed LDO Design for Skywaters 130nm☆21Feb 16, 2023Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆98Jun 12, 2023Updated 3 years ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆22Apr 20, 2019Updated 7 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆42Apr 7, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ADMS is a code generator for some of Verilog-A☆110Nov 28, 2022Updated 3 years ago
- A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.☆13Dec 12, 2021Updated 4 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆246Nov 13, 2024Updated last year
- Delta-sigma ADC,PDM audio FPGA Implementation☆77Jun 16, 2022Updated 4 years ago
- Verification IP project for I3C protocol☆29May 28, 2026Updated 4 months ago
- 9-bit SAR in skywater 130 nm☆20Jan 15, 2025Updated last year
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆58Apr 9, 2026Updated 6 months ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆18Mar 17, 2019Updated 7 years ago
- ☆17Nov 11, 2015Updated 10 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- MOSIS MPW Test Data and SPICE Models Collections☆44Apr 2, 2020Updated 6 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆35Feb 21, 2019Updated 7 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 6 years ago
- Matlab codes to produce animations of a delta-sigma modulator for teaching purposes.☆15Dec 22, 2020Updated 5 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆83Dec 22, 2016Updated 9 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆32Jan 2, 2021Updated 5 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15May 10, 2019Updated 7 years ago
- SKILL / SKILL++ Syntax highlighting for vim☆12Nov 16, 2021Updated 4 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆25Mar 7, 2019Updated 7 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆75Apr 9, 2018Updated 8 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Fork from https://sourceforge.net/projects/gds3d☆70Jun 11, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆15Jun 17, 2025Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆46Mar 2, 2022Updated 4 years ago
- Skill language interpreter☆77Aug 24, 2020Updated 6 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 13 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆25Jan 20, 2021Updated 5 years ago
- ☆10Sep 7, 2023Updated 3 years ago
- ☆15Updated this week