Alternatives and similar repositories for iir-audio-filter-fpga

Users that are interested in iir-audio-filter-fpga are comparing it to the libraries listed below

• ZipCPU / dspfilters
  A collection of demonstration digital filters
  ☆155Updated last year
• owocomm-0 / fpga-fft
  A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
  ☆116Updated 4 years ago
• Elrori / Delta-sigma-ADC-verilog
  Delta-sigma ADC,PDM audio FPGA Implementation
  ☆72Updated 3 years ago
• Digilent / Zybo-Z7
  ☆30Updated 5 months ago
• MauererM / VIIRF
  Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…
  ☆21Updated 7 years ago
• ultraembedded / core_audio
  Audio controller (I2S, SPDIF, DAC)
  ☆86Updated 5 years ago
• ATaylorCEngFIET / Mastering-MicroBlaze
  Slides and lab instructions for the mastering MicroBlaze session
  ☆36Updated 3 years ago
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆72Updated 3 years ago
• rubinsteina13 / SV_I2S_RX_CORE
  Synthesizable SystemVerilog IP-Core of the I2S Receiver
  ☆10Updated 5 years ago
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆24Updated 10 years ago
• ZipCPU / interpolation
  Digital Interpolation Techniques Applied to Digital Signal Processing
  ☆62Updated last year
• imrickysu / ZYNQ-Cookbook
  This is a wiki and code sharing for ZYNQ
  ☆74Updated 9 years ago
• ZipCPU / dblclockfft
  A configurable C++ generator of pipelined Verilog FFT cores
  ☆246Updated last year
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆69Updated 7 years ago
• mattvenn / fpga-sdft
  sliding DFT for FPGA, targetting Lattice ICE40 1k
  ☆77Updated 5 years ago
• Goshik92 / FFTVisualizer
  This project demonstrates DSP capabilities of Terasic DE2-115
  ☆26Updated 7 years ago
• KoroB14 / DVP_to_UDP
  Uncompressed video uver UDP using 1000BASE-T Ethernet on Cyclone IV FPGA
  ☆29Updated 4 years ago
• Digilent / Arty-A7
  ☆15Updated last month
• hukenovs / intfftk
  Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…
  ☆88Updated 2 years ago
• MatejGomboc / Verilog-I2S-Transciever
  I2S transciever implemented in Verilog HDL
  ☆30Updated 7 years ago
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆44Updated 3 years ago
• lekgolo167 / enxor-logic-analyzer
  FPGA Logic Analyzer and GUI
  ☆134Updated 2 years ago
• k0nze / zedboard_pl_to_ps_interrupt_example
  Tutorial on how to use the PL to PS interrupt on the Zedboard
  ☆26Updated 8 years ago
• BBN-Q / VHDL-JESD204b
  JESD204b modules in VHDL
  ☆30Updated 6 years ago
• ZipCPU / dpll
  A collection of phase locked loop (PLL) related projects
  ☆108Updated last year
• ZipCPU / cordic
  A series of CORDIC related projects
  ☆110Updated 9 months ago
• ultraembedded / core_usb_cdc
  Basic USB-CDC device core (Verilog)
  ☆80Updated 4 years ago
• lvgl / lv_port_xilinx_zedboard_vitis
  This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals
  ☆26Updated last year
• dwjbosman / I2S_sender
  VHDL I2S transmitter
  ☆13Updated 6 years ago
• Avnet / hdl
  ☆113Updated 4 months ago