mit-han-lab / bnn-icestick
Binary Neural Network on IceStick FPGA.
☆48Updated 6 years ago
Related projects: ⓘ
- ☆13Updated 4 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 5 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 4 years ago
- ☆10Updated this week
- Keras implementations of BinaryNet and XNORNet☆56Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆128Updated 4 years ago
- Ternary Weights and Activations☆23Updated 6 years ago
- XNOR-Net inference on low-power IGLOO FPGA using Chisel☆9Updated 7 years ago
- NEural Minimizer for pytOrch☆39Updated last month
- ☆39Updated 7 years ago
- Codes for Binary Ensemble Neural Network: More Bits per Network or More Networks per Bit?☆31Updated 4 years ago
- ☆23Updated this week
- This is a PyTorch implementation of the Scalpel. Node pruning for five benchmark networks and SIMD-aware weight pruning for LeNet-300-100…☆38Updated 5 years ago
- ☆12Updated this week
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Updated 6 years ago
- This repository represents training examples for the CVPR 2018 paper "SYQ:Learning Symmetric Quantization For Efficient Deep Neural Netwo…☆32Updated 5 years ago
- Implementation of Ternary Weight Networks In Caffe☆63Updated 7 years ago
- ☆53Updated 5 years ago
- This code implements NICE papper☆21Updated 5 years ago
- This repository containts the pytorch scripts to train mixed-precision networks for microcontroller deployment, based on the memory contr…☆47Updated 4 months ago
- ☆63Updated 6 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆30Updated 5 years ago
- Reproduction of WAGE in PyTorch.☆41Updated 5 years ago
- Fast NPU-aware Neural Architecture Search☆21Updated 3 years ago
- Code for paper "Energy-Constrained Compression for Deep Neural Networks via Weighted Sparse Projection and Layer Input Masking"☆17Updated 5 years ago
- Binary Convolution Network for faster real-time processing in ASICs☆54Updated 6 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆29Updated 2 years ago
- Implementation for Trained Ternary Network.☆108Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆86Updated 5 years ago
- Implementation for the paper "Latent Weights Do Not Exist: Rethinking Binarized Neural Network Optimization"☆73Updated 4 years ago