mit-han-lab / bnn-icestick
Binary Neural Network on IceStick FPGA.
☆51Updated 6 years ago
Alternatives and similar repositories for bnn-icestick:
Users that are interested in bnn-icestick are comparing it to the libraries listed below
- ☆14Updated 5 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 6 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆29Updated 2 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆134Updated 5 years ago
- Keras implementations of BinaryNet and XNORNet☆55Updated 7 years ago
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- ☆39Updated 7 years ago
- This repository represents training examples for the CVPR 2018 paper "SYQ:Learning Symmetric Quantization For Efficient Deep Neural Netwo…☆31Updated 5 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆11Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- Implementation of Ternary Weight Networks In Caffe☆63Updated 8 years ago
- This is a PyTorch implementation of the Scalpel. Node pruning for five benchmark networks and SIMD-aware weight pruning for LeNet-300-100…☆41Updated 6 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆70Updated 4 years ago
- Ternary Weights and Activations☆24Updated 6 years ago
- Residual Binarized Neural Network☆43Updated 6 years ago
- XNOR-Net inference on low-power IGLOO FPGA using Chisel☆9Updated 7 years ago
- Codes for Binary Ensemble Neural Network: More Bits per Network or More Networks per Bit?☆31Updated 5 years ago
- A repository containing homework labs for CSE548☆40Updated 7 years ago
- Implementation for Trained Ternary Network.☆108Updated 8 years ago
- Caffe to VHDL☆67Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- Fast NPU-aware Neural Architecture Search☆22Updated 3 years ago
- ☆53Updated 5 years ago
- ☆53Updated 6 years ago
- ☆37Updated 2 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 7 years ago
- System Verilog code describing a fully combinational binarized neural network.☆33Updated 6 years ago