Alternatives and similar repositories for openhwfoundation.org

Users that are interested in openhwfoundation.org are comparing it to the libraries listed below

• soc-hub-fi / Marian

  View on GitHub
  Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions
  ☆17Jan 21, 2026Updated 3 weeks ago
• gjlies / configgpgpu

  View on GitHub
  A configurable general purpose graphics processing unit for
  ☆12May 18, 2019Updated 6 years ago
• mjkkirschner / simpleGPUCore

  View on GitHub
  verilog/FPGA hardware description for very simple GPU
  ☆16Apr 9, 2019Updated 6 years ago
• stffrdhrn / uart

  View on GitHub
  Verilog uart receiver and transmitter modules for De0 Nano
  ☆18Oct 24, 2014Updated 11 years ago
• plctlab / rvv-benchmark

  View on GitHub
  PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
  ☆21Nov 26, 2020Updated 5 years ago
• dpretet / friscv

  View on GitHub
  RISCV CPU implementation in SystemVerilog
  ☆32Oct 1, 2025Updated 4 months ago
• merledu / azadi-soc

  View on GitHub
  Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.
  ☆32Aug 28, 2023Updated 2 years ago
• pulp-platform / pulp-dsp

  View on GitHub
  ☆35Mar 8, 2023Updated 2 years ago
• freecores / pipelined_fft_256

  View on GitHub
  Pipelined FFT/IFFT 256 points processor
  ☆10Jul 17, 2014Updated 11 years ago
• crusader2000 / PCIE-Transaction-Layer-Verification

  View on GitHub
  PCIe System Verilog Verification Environment developed for PCIe course
  ☆13Mar 26, 2024Updated last year
• PaymonTeam / paymoncoin

  View on GitHub
  DAG-based blockchain
  ☆10Apr 20, 2019Updated 6 years ago
• kimi-michael / Ring-NoC

  View on GitHub
  a scaleable ring topology network on chip (NoC) implemented in BSV
  ☆12Oct 14, 2014Updated 11 years ago
• monthadar / FreeBSD-IEEE80211s-simulator

  View on GitHub
  Kernel module that makes it possible to create virtual wifi devices each with a virtualized stack.
  ☆11Dec 13, 2011Updated 14 years ago
• raiyyanfaisal09 / Router1X3_RTL_Design

  View on GitHub
  - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…
  ☆11Jun 3, 2019Updated 6 years ago
• MeGotsThis / Hanabi-AI

  View on GitHub
  This is a hanabi AI bot that can play on http://keldon.net/hanabi/
  ☆11May 29, 2017Updated 8 years ago
• cagdasc / Linux-I2C

  View on GitHub
  Linux I2C Legacy Library
  ☆16May 1, 2019Updated 6 years ago
• Aquaticfuller / OpenExSys_NoC

  View on GitHub
  OpenExSys_NoC a mesh-based network on chip IP.
  ☆20Dec 1, 2023Updated 2 years ago
• PracticalSpaceFireworks / PracticalSpaceFireworks

  View on GitHub
  ModJam Entry: Fireworks but (hopefully) into space
  ☆11Nov 16, 2021Updated 4 years ago
• tharinduSamare / Multicore_processor_verilog_design

  View on GitHub
  This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.
  ☆11Jan 8, 2022Updated 4 years ago
• donlon / axi-dma-controller

  View on GitHub
  Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.
  ☆13Oct 19, 2024Updated last year
• Boucii / RISC-V-Ladder

  View on GitHub
  An out-of-order, dual issueed RISC-V core and SOC, a working project.
  ☆10Apr 24, 2023Updated 2 years ago
• prodigeni / freedombone

  View on GitHub
  A home internet server configuration for the BeagleBone Black, Raspberry Pi or Cubieboard
  ☆10Jun 16, 2014Updated 11 years ago
• bradgrantham / alice5

  View on GitHub
  SPIR-V fragment shader GPU core based on RISC-V
  ☆43May 26, 2021Updated 4 years ago
• SanDisk-Open-Source / riscv32-Code-density-test-bench

  View on GitHub
  Density test bench for RISCV - "Compress extension"
  ☆15Jun 21, 2021Updated 4 years ago
• hossamfadeel / Verilog-Based-NoC-Simulator

  View on GitHub
  Verilog-Based-NoC-Simulator
  ☆10May 4, 2016Updated 9 years ago
• themathgeek13 / systolic-array-sorting

  View on GitHub
  Implementation of a Systolic Array based sorting engine on an FPGA using Verilog
  ☆11May 11, 2017Updated 8 years ago
• loganchien / opencl-examples

  View on GitHub
  ☆13Jan 17, 2022Updated 4 years ago
• github / lua-nginx-module

  View on GitHub
  Embed the Power of Lua into NGINX HTTP servers
  ☆11Dec 1, 2015Updated 10 years ago
• hankshyu / RISC-V_MAC

  View on GitHub
  MAC system with IEEE754 compatibility
  ☆13Nov 22, 2023Updated 2 years ago
• IronySuzumiya / NiuDianNao

  View on GitHub
  A simple cycle-accurate DaDianNao simulator
  ☆13Mar 27, 2019Updated 6 years ago
• machinekoder / asciidoc-sandbox

  View on GitHub
  A sandbox for my notes
  ☆10Dec 15, 2015Updated 10 years ago
• Nimausfi / UVM_RAL_DMA

  View on GitHub
  ☆11May 8, 2022Updated 3 years ago
• brson / rust-is-for-blockchain

  View on GitHub
  Slides about the Rust in the blockchain industry
  ☆10Dec 7, 2022Updated 3 years ago
• theuppercaseguy / FYP--Risc-V-32-bit-Matrix-Mac

  View on GitHub
  A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations
  ☆11Apr 21, 2024Updated last year
• YosysHQ / sby-gui

  View on GitHub
  GUI for SymbiYosys
  ☆17Oct 13, 2025Updated 4 months ago
• BabbleSim / base

  View on GitHub
  BabbleSim base/common components. Any BabbleSim user will want some of these.
  ☆17Nov 11, 2025Updated 3 months ago
• bohanw / jpeg_comp_verilog

  View on GitHub
  JPEG Compression RTL implementation
  ☆11Aug 19, 2017Updated 8 years ago
• ktalke12 / Labview-MiP

  View on GitHub
  This repository contains the key code, examples and instructions to get Labview running on the Beagle Bone Black + Robotics Cape, or the …
  ☆12Aug 1, 2017Updated 8 years ago
• franzflasch / leiwand_rv32

  View on GitHub
  RISC-V RV32I CPU written in verilog
  ☆10Jul 11, 2020Updated 5 years ago