openhwgroup / openhwfoundation.orgLinks
OpenHW Group is a global, not-for-profit organization where hardware and software designers collaborate on open-source cores, IP, tools, and software. It provides infrastructure to host high-quality open-source hardware projects aligned with industry best practices.
☆19Updated 2 months ago
Alternatives and similar repositories for openhwfoundation.org
Users that are interested in openhwfoundation.org are comparing it to the libraries listed below
Sorting:
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- ☆32Updated 3 weeks ago
- ☆51Updated last month
- ☆101Updated 5 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆101Updated 7 months ago
- Verification IP for Watchdog☆12Updated 4 years ago
- AXI X-Bar☆19Updated 5 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Updated 9 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Updated 10 years ago
- A collection of cryptographic algorthms implemented in SystemVerilog☆20Updated 7 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- Verilator open-source SystemVerilog simulator and lint system☆41Updated this week
- UNSUPPORTED INTERNAL toolchain builds☆47Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Updated 2 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Updated 7 years ago
- Archives of SystemC from The Ground Up Book Exercises☆33Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 5 years ago
- ☆13Updated 5 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆91Updated 5 years ago
- The multi-core cluster of a PULP system.☆111Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80Updated last year
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆56Updated this week
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆15Updated 4 years ago
- RISC-V Nexus Trace TG documentation and reference code☆57Updated last week
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆54Updated 4 years ago
- ☆37Updated this week
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated 2 weeks ago