litex-hub / zephyr-on-litex-vexriscvLinks
☆14Updated last month
Alternatives and similar repositories for zephyr-on-litex-vexriscv
Users that are interested in zephyr-on-litex-vexriscv are comparing it to the libraries listed below
Sorting:
- This repository contains sample code integrating Renode with Verilator☆20Updated 3 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆19Updated last month
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆19Updated 12 years ago
- SPI core☆14Updated 5 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- FPGA 101 - Workshop materials☆76Updated 6 years ago
- RISC-V System on Chip Builder☆12Updated 4 years ago
- ☆16Updated last month
- VHDL PCIe Transceiver☆30Updated 5 years ago
- Open Source AES☆31Updated last year
- Open Processor Architecture☆26Updated 9 years ago
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆30Updated 9 years ago
- nextpnr portable FPGA place and route tool☆20Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆56Updated 2 years ago
- ☆64Updated 6 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆39Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Utilities for the ECP5 FPGA☆18Updated 4 years ago
- Virtual Development Board☆60Updated 3 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- Simulation VCD waveform viewer, using old Motif UI☆27Updated 2 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last month
- FreeRTOS for PULP☆13Updated 2 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆61Updated 8 months ago
- Icestudio collection for standard Input-Output in different devices☆14Updated last year