litex-hub / zephyr-on-litex-vexriscvLinks
☆15Updated 3 months ago
Alternatives and similar repositories for zephyr-on-litex-vexriscv
Users that are interested in zephyr-on-litex-vexriscv are comparing it to the libraries listed below
Sorting:
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- This repository contains sample code integrating Renode with Verilator☆23Updated 5 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- SPI core☆14Updated 6 years ago
- Virtual Development Board☆62Updated 3 years ago
- nextpnr portable FPGA place and route tool☆20Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Software, tools, documentation for Vegaboard platform☆64Updated 5 years ago
- ☆63Updated 6 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆43Updated 2 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Updated 4 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 5 years ago
- FPGA 101 - Workshop materials☆77Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- PicoRV☆43Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Open Source AES☆31Updated 3 weeks ago
- Virtual development board for HDL design☆42Updated 2 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 4 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- VHDL PCIe Transceiver☆31Updated 5 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- Small footprint and configurable SPI core☆45Updated last week