litex-hub / zephyr-on-litex-vexriscvLinks
☆12Updated 8 months ago
Alternatives and similar repositories for zephyr-on-litex-vexriscv
Users that are interested in zephyr-on-litex-vexriscv are comparing it to the libraries listed below
Sorting:
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- This repository contains sample code integrating Renode with Verilator☆19Updated last week
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- RISC-V System on Chip Builder☆12Updated 4 years ago
- Open Processor Architecture☆26Updated 9 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated last week
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- Open source Logic Analyzer based on LiteX SoC☆25Updated last month
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- Small footprint and configurable SPI core☆42Updated this week
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 6 months ago
- Open Source AES☆31Updated last year
- Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://g…☆11Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- Yosys Plugins☆21Updated 5 years ago
- Löwe FPGA Board☆12Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- GUI for SymbiYosys☆15Updated last year
- SPI core☆15Updated 5 years ago