Verilog Code for an 8-bit ALU
☆15Oct 29, 2016Updated 10 years ago
Alternatives and similar repositories for alu-8bit
Users that are interested in alu-8bit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆104Apr 30, 2019Updated 7 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- This repo will take you through different verilog projects☆11Feb 3, 2021Updated 5 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆10Sep 14, 2021Updated 5 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated 2 months ago
- Examples of assertions used in SystemVerilog. Made for udemy course by M. Ramdas☆10Sep 25, 2019Updated 7 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- A simple BLIF (berkeley logic interchange format) parser☆11Dec 11, 2023Updated 2 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Device: Zedboard xc7z020clg484-1, Clock Rate: 319 MHz, Tool: Vivado 2018.3, Language: Verilog☆12Feb 1, 2021Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- This is a 8-bit datapath hardware implementation of AES.☆11Jun 23, 2017Updated 9 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- AVR course at Brno University of Technology☆29Feb 8, 2026Updated 8 months ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆36Mar 8, 2023Updated 3 years ago
- All digital PLL☆30Dec 19, 2017Updated 8 years ago
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- RISC-V assembler/simulator with GUI☆14Jul 31, 2022Updated 4 years ago
- Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI☆10Oct 25, 2019Updated 7 years ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog☆14Nov 17, 2020Updated 5 years ago
- A GPT-GNN based verilog netlist partitioner for 3D IC design☆12Jul 9, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆15Jan 6, 2019Updated 7 years ago
- This tool automates and facilitates an Differential fault analysis attack on AES 128 with a fault injected between the 2 last MixColumns☆15Nov 9, 2022Updated 3 years ago
- Verilog Language Extension for Visual Studio☆20Sep 8, 2026Updated last month
- learning VHDL☆13Jul 1, 2014Updated 12 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 7 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆18Apr 2, 2025Updated last year