gupta-utkarsh / alu-8bitView external linksLinks
Verilog Code for an 8-bit ALU
☆15Oct 29, 2016Updated 9 years ago
Alternatives and similar repositories for alu-8bit
Users that are interested in alu-8bit are comparing it to the libraries listed below
Sorting:
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆99Apr 30, 2019Updated 6 years ago
- ☆35Mar 8, 2023Updated 2 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 9 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 4 years ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- This tool automates and facilitates an Differential fault analysis attack on AES 128 with a fault injected between the 2 last MixColumns☆13Nov 9, 2022Updated 3 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Netlist and Verilog Haskell Package☆18Nov 21, 2010Updated 15 years ago
- ☆10Dec 4, 2016Updated 9 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆11Sep 30, 2020Updated 5 years ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 10 years ago
- core placement optimization☆13Dec 25, 2021Updated 4 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- Simple Core Audio/Audio Unit iOS app for testing and experimentation☆27Jul 14, 2021Updated 4 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Patch Queue for Ext4☆13May 28, 2019Updated 6 years ago
- IEEE Executive project for the year 2021-2022☆10Nov 22, 2022Updated 3 years ago
- Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI☆10Oct 25, 2019Updated 6 years ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 10 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆60Mar 15, 2024Updated last year
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- Forecr Linux Kernel for Jetson Xavier, Xavier NX, Orin, Orin NX and Orin Nano based products☆12Updated this week
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆14Jan 6, 2019Updated 7 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 6 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated 10 months ago
- [ICCAD 22]DeePEB: A neural network based PEB solver☆11Feb 17, 2023Updated 3 years ago
- Implementation of k-means clustering☆17Jun 18, 2015Updated 10 years ago
- ☆14May 8, 2018Updated 7 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆19Sep 19, 2023Updated 2 years ago
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆16Jan 28, 2022Updated 4 years ago
- GPU for OENG1167 in Verilog HDL for DE10 series boards☆15Nov 1, 2020Updated 5 years ago
- ☆13May 11, 2022Updated 3 years ago