An OpenFlow implementation for the NetFPGA-10G card
☆19Feb 18, 2015Updated 11 years ago
Alternatives and similar repositories for NetFPGA-10G-UPB-OpenFlow
Users that are interested in NetFPGA-10G-UPB-OpenFlow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The codebase that computed the Ninth Dedekind Number☆13Jan 18, 2026Updated 4 months ago
- Hub for the Lab11 gateway projects☆20Feb 8, 2024Updated 2 years ago
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆54Updated this week
- An open source hardware engine for Open vSwitch on FPGA☆26Dec 8, 2012Updated 13 years ago
- ☆23Feb 23, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- ☆27Jun 12, 2022Updated 4 years ago
- All files associated with the lualatex package "selnolig"☆23Aug 2, 2019Updated 6 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Updated this week
- ☆13May 5, 2023Updated 3 years ago
- Quarto Extension to add snow☆13May 18, 2026Updated 3 weeks ago
- SYCL-based 2D Stencil Simulation Framework☆17May 3, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- ☆19Mar 9, 2026Updated 3 months ago
- Data Flow Matrix Machines. Generalization of recurrent neural networks.☆15Dec 24, 2024Updated last year
- ☆19Apr 28, 2026Updated last month
- General purpose RF IQ modulator using VGA graphics DAC☆11May 16, 2016Updated 10 years ago
- FPGA Tetris written in Verilog☆15Apr 26, 2018Updated 8 years ago
- Manage (create, list, modify and delete) and starting jupyter kernels using sbatch☆14Mar 20, 2023Updated 3 years ago
- Translation of Unit Testing in Python & Best Practices☆11Aug 26, 2022Updated 3 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- ☆12Jan 28, 2026Updated 4 months ago
- Humphrey, E. J. "An Exploration of Deep Learning in Music Informatics." (2015) New York University.☆14Feb 23, 2016Updated 10 years ago
- ☆15Jun 27, 2024Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13May 15, 2020Updated 6 years ago
- 基于Verilog实现的全数字锁相环☆42Dec 6, 2021Updated 4 years ago
- PHOENIX is a CUDA-accelerated Solver for the nonlinear two-dimensional Schrödinger Equation.☆39May 21, 2026Updated 3 weeks ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 7 years ago
- The framework for next generation data center.☆30Aug 24, 2025Updated 9 months ago
- ☆12May 5, 2015Updated 11 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆20May 29, 2026Updated 2 weeks ago
- 😂 Predicts an emoji based on sentiment & semantic analyses for a test dataset based on a training dataset of tweets.☆10Mar 17, 2017Updated 9 years ago
- ☆38Jul 12, 2025Updated 11 months ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆18Jan 30, 2023Updated 3 years ago