pc2 / NetFPGA-10G-UPB-OpenFlowLinks
An OpenFlow implementation for the NetFPGA-10G card
☆18Updated 10 years ago
Alternatives and similar repositories for NetFPGA-10G-UPB-OpenFlow
Users that are interested in NetFPGA-10G-UPB-OpenFlow are comparing it to the libraries listed below
Sorting:
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- ☆24Updated 9 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ☆66Updated 2 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 9 months ago
- Ethernet switch implementation written in Verilog☆47Updated last year
- Caribou: Distributed Smart Storage built with FPGAs☆66Updated 6 years ago
- Networking Overlay on PYNQ☆48Updated 6 years ago
- ☆87Updated 2 years ago
- Connectal is a framework for software-driven hardware development.☆170Updated last year
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- CAPI SNAP Framework Hardware and Software☆111Updated 4 years ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- ☆44Updated 5 years ago
- ☆35Updated 5 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆36Updated 2 years ago
- Open source ISS and logic RISC-V 32 bit project☆53Updated this week
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 4 months ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆88Updated 3 months ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- A home for Genesis2 sources.☆42Updated last week
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago