An OpenFlow implementation for the NetFPGA-10G card
☆19Feb 18, 2015Updated 11 years ago
Alternatives and similar repositories for NetFPGA-10G-UPB-OpenFlow
Users that are interested in NetFPGA-10G-UPB-OpenFlow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The codebase that computed the Ninth Dedekind Number☆13Jan 18, 2026Updated 4 months ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- An open source hardware engine for Open vSwitch on FPGA☆26Dec 8, 2012Updated 13 years ago
- ☆23Feb 23, 2016Updated 10 years ago
- Provides an SSH server that enables rcon connections to configured game servers☆11Jul 24, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RaspberryPi based Wired/Wireless switch for ONOS based SDN networking testbed.☆27Feb 23, 2016Updated 10 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- ☆27Jun 12, 2022Updated 3 years ago
- All files associated with the lualatex package "selnolig"☆23Aug 2, 2019Updated 6 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126May 18, 2026Updated last week
- ☆13May 5, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fine control over numeric output: Scientific/Engineering/SI-notation +UTF8☆18Feb 23, 2025Updated last year
- SYCL-based 2D Stencil Simulation Framework☆17May 3, 2026Updated 3 weeks ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Data Flow Matrix Machines. Generalization of recurrent neural networks.☆15Dec 24, 2024Updated last year
- ☆19Apr 28, 2026Updated 3 weeks ago
- General purpose RF IQ modulator using VGA graphics DAC☆11May 16, 2016Updated 10 years ago
- Translation of Unit Testing in Python & Best Practices☆11Aug 26, 2022Updated 3 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- ☆12Jan 28, 2026Updated 3 months ago
- Humphrey, E. J. "An Exploration of Deep Learning in Music Informatics." (2015) New York University.☆14Feb 23, 2016Updated 10 years ago
- ☆15Jun 27, 2024Updated last year
- OpenState-based fault resilient SDN pipeline design with programmable failure detection and recovery☆12Dec 9, 2015Updated 10 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13May 15, 2020Updated 6 years ago
- 基于Verilog实现的全数字锁相环☆42Dec 6, 2021Updated 4 years ago
- PHOENIX is a CUDA-accelerated Solver for the nonlinear two-dimensional Schrödinger Equation.☆39May 5, 2026Updated 2 weeks ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 7 years ago
- The framework for next generation data center.☆30Aug 24, 2025Updated 9 months ago
- ☆12May 5, 2015Updated 11 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆20Updated this week
- 😂 Predicts an emoji based on sentiment & semantic analyses for a test dataset based on a training dataset of tweets.☆10Mar 17, 2017Updated 9 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- A hardware counter profiler for R.☆22Feb 26, 2018Updated 8 years ago