Picorv32 SoC on the TinyFPGA BX, for games etc.
☆12Sep 22, 2018Updated 7 years ago
Alternatives and similar repositories for tiny_soc
Users that are interested in tiny_soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog example programs for TinyFPGA☆24Nov 8, 2019Updated 6 years ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 6 years ago
- ☆17Jun 27, 2021Updated 5 years ago
- ☆13May 1, 2021Updated 5 years ago
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Using the TinyFPGA BX USB code in user designs☆53Jan 31, 2019Updated 7 years ago
- USB Serial on the TinyFPGA BX☆144Jun 20, 2021Updated 5 years ago
- ☆19Sep 12, 2018Updated 7 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Aug 10, 2018Updated 7 years ago
- Breaking TP-Link's attempt at GDPR compliance☆26May 10, 2021Updated 5 years ago
- PathVis visualises traceroutes☆11Jan 25, 2024Updated 2 years ago
- ☆26Jun 7, 2020Updated 6 years ago
- Oldschool arcade vector font☆17May 4, 2020Updated 6 years ago
- Getting started with rust on picosoc☆14Feb 27, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An isolated build environment for the ESP8266☆34Mar 2, 2015Updated 11 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- firmware for DS201 PRO oscilloscope from minidso.com☆14Oct 19, 2016Updated 9 years ago
- Official repository for mtr, a network diagnostic tool☆10Oct 24, 2023Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- Lua implementation of priority queue using indirect binary heap☆12Feb 28, 2017Updated 9 years ago
- ☆13May 5, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Java application for orchestrating AEM infrastructure created using aem-aws-stack-builder☆12May 7, 2024Updated 2 years ago
- BBC Model B implementation for the Ice40 (myStorm BlackIce)☆12Dec 18, 2017Updated 8 years ago
- SDSoC platforms for Digilent Zynq boards☆11Mar 2, 2017Updated 9 years ago
- ☆11Jul 16, 2020Updated 5 years ago
- IRC bot for announcing commits pushed to a git repository☆21Jan 4, 2016Updated 10 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- ☆14Dec 7, 2015Updated 10 years ago
- Saleae JTAG Analyzer☆18Mar 27, 2026Updated 3 months ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Apr 3, 2016Updated 10 years ago
- Create an outbound stream over a message transport.☆22Jun 16, 2025Updated last year
- This code is experiments in adding functionality from the Arduino core to the Atmel SAMD10 Xplained Mini Eval Board.☆10Dec 3, 2021Updated 4 years ago
- PWD sdk☆13Apr 29, 2024Updated 2 years ago
- Reverse engineering the Furby 2012☆21Jul 7, 2014Updated 11 years ago
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- Mixxx Numark Mixtrack Pro II Mappings☆14Sep 10, 2021Updated 4 years ago