lawrie / tiny_soc
Picorv32 SoC on the TinyFPGA BX, for games etc.
☆12Updated 5 years ago
Related projects: ⓘ
- verilog core for ws2812 leds☆29Updated 2 years ago
- ☆14Updated this week
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- Simplified environment for litex☆13Updated 3 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆25Updated 3 years ago
- There are many RISC V projects on iCE40. This one is mine.☆13Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Updated 3 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 4 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆23Updated 2 years ago
- ☆22Updated 4 years ago
- nMigen examples for the ULX3S board☆15Updated 3 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- ☆18Updated 5 months ago
- CRUVI Standard Specifications☆17Updated 4 months ago
- ice40 USB Analyzer☆57Updated 4 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Cross compile FPGA tools☆22Updated 3 years ago
- Development board for Lattice Crosslink-NX 72QFN☆27Updated 3 years ago
- A simple script to build open-source FPGA tools.☆15Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated 10 months ago
- Mini CPU design with JTAG UART support☆18Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆35Updated last year
- DVI video out example for prjtrellis☆16Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago