lawrie / tiny_socLinks
Picorv32 SoC on the TinyFPGA BX, for games etc.
☆12Updated 7 years ago
Alternatives and similar repositories for tiny_soc
Users that are interested in tiny_soc are comparing it to the libraries listed below
Sorting:
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Updated 4 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆26Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 6 years ago
- PLEASE MOVE TO PAWSv2☆16Updated 3 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- ice40 UltraPlus demos☆23Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Updated 3 years ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Updated 6 years ago
- ice40 USB Analyzer☆57Updated 5 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆42Updated 4 years ago
- DVI PMOD adapter (HDMI connector)☆31Updated 4 years ago
- CRUVI Standard Specifications☆20Updated last year
- verilog core for ws2812 leds☆33Updated 4 years ago
- DVI video out example for prjtrellis☆17Updated 6 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Updated 4 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- Tiny tips for Colorlight i5 FPGA board☆62Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Updated 3 years ago
- Open-source ECP5 toolchain, including synthesis, place-and-route, and Risc-V GCC☆66Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Upduino v2 with the ice40 up5k FPGA demos☆82Updated 2 years ago
- ☆21Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago