BraveHeartFLOSSDev / bl602nutcracker1
☆16Updated 3 years ago
Alternatives and similar repositories for bl602nutcracker1:
Users that are interested in bl602nutcracker1 are comparing it to the libraries listed below
- Opensource embedded controller firmware for sipeed boards.☆38Updated 6 years ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆13Updated 6 years ago
- ☆25Updated 3 years ago
- Run an executable from RAM on a Bouffalo MCU (BL602 or BL808)☆22Updated 2 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆26Updated 2 years ago
- fpga co-processor for faster SWD programming☆16Updated 7 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- USB-Blaster instance on CH55x MCU.☆48Updated 5 years ago
- TensorFlow Lite for BL602☆11Updated 3 years ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆21Updated 9 months ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- An USB to Serial bridge based on CH55x series MCU.☆23Updated 8 months ago
- SDK sch&layout reference design and datasheet documention☆60Updated last year
- AGM bitstream utilities and decoded files from Supra☆42Updated last year
- Documenting the Anlogic FPGA bit-stream format.☆86Updated 2 years ago
- RDA5981A RDA5981AM RDA5981C☆32Updated 4 years ago
- A modern port of OpenOCD to WCH-Link RISC-V (see project wiki)☆21Updated 3 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- ☆43Updated 4 years ago
- KiCad bus length matching script.☆30Updated 10 months ago
- ☆24Updated 3 years ago
- usb-jtag - Altera USB Blaster Emulation with a FX2☆70Updated 3 years ago
- Universal JTAG/SWD/UART adapter based on FT2232H☆29Updated 3 years ago
- forked from https://github.com/riscv/riscv-openocd.git,and add falsh support for LicheeTang☆24Updated 3 years ago
- Longan RV32 Boards Document☆47Updated 5 years ago
- ☆23Updated 2 years ago
- ☆24Updated 6 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆63Updated last year
- ☆25Updated 6 years ago
- The whole NFC solution (source code and schematic&layout) based on WCH chips☆42Updated last year