An innovative Verilog-A compiler - reloaded
☆41Feb 26, 2026Updated 3 weeks ago
Alternatives and similar repositories for OpenVAF
Users that are interested in OpenVAF are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog-A simulation models☆94Feb 24, 2026Updated 3 weeks ago
- An innovative Verilog-A compiler☆182Aug 20, 2024Updated last year
- ☆20Apr 19, 2024Updated last year
- ☆26Dec 4, 2025Updated 3 months ago
- OpenVAF revived by community☆23Jul 21, 2025Updated 8 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆23Jan 6, 2026Updated 2 months ago
- Hardware Description Library☆90Feb 17, 2026Updated last month
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆26Jan 14, 2026Updated 2 months ago
- Python bindings for controlling MPI probe stations☆10Mar 10, 2026Updated last week
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆50Sep 8, 2025Updated 6 months ago
- Tapeouts done using OpenFASOC☆17Nov 3, 2025Updated 4 months ago
- gnucap mirror (read only)☆31Mar 11, 2026Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆42Jan 20, 2023Updated 3 years ago
- Generate SVG schematics and block diagrams without a mouse.☆31Jul 5, 2025Updated 8 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆72Updated this week
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆42Updated this week
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 8 years ago
- This library is a low level parser for the OpenAccess file format.☆16Jun 24, 2017Updated 8 years ago
- The Xyce™ Parallel Electronic Simulator☆118Feb 23, 2026Updated last month
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK.☆17Feb 20, 2026Updated last month
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆49Updated this week
- Characterizer☆32Nov 19, 2025Updated 4 months ago
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated 2 months ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- Parasitic Extraction for KLayout☆39Mar 2, 2026Updated 3 weeks ago
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- EmuTOS is a Free operating system for Atari ST computers, and more.☆28Oct 5, 2021Updated 4 years ago
- SPICE-like Circuit Simulator, for Transient Analysis, DC/AC Sweep and Operating Point Analysis☆29May 30, 2024Updated last year
- Interchange formats for chip design.☆38Feb 15, 2026Updated last month
- Efabless mpw7 submission☆15May 6, 2024Updated last year
- Coriolis VLSI EDA Tool (LIP6)☆83Jan 25, 2026Updated last month
- Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.☆22Jan 1, 2024Updated 2 years ago
- A python3 gm/ID starter kit☆72Jan 26, 2026Updated last month
- A Python parser for hSpice output files and documentation of the hSpice output file format☆24Jan 5, 2026Updated 2 months ago
- Open-source PDK version manager☆42Nov 25, 2025Updated 3 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆54Mar 13, 2025Updated last year
- KLayoutPhotonicPCells Core Library. Functionallities to extend KLayout PCells for Photonics☆10Jan 10, 2020Updated 6 years ago