Project template for wafer.space MPW runs using the gf180mcu PDK
☆59Oct 20, 2026Updated last week
Alternatives and similar repositories for gf180mcu-project-template
Users that are interested in gf180mcu-project-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 6 months ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆24Jun 19, 2026Updated 4 months ago
- wafer.space GF180MCU Run 1☆42Updated this week
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Oct 17, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- A QSPI Pmod board designed in KiCad containing one Flash and two SPRAMs☆16Feb 21, 2026Updated 8 months ago
- Verilog design for hardware ray-caster game☆11Aug 14, 2023Updated 3 years ago
- Custom Standard Cell Library for GF180MCU process node on open PDK.☆13Oct 11, 2026Updated 2 weeks ago
- SAR ADC on tiny tapeout☆55Jan 29, 2025Updated last year
- Topaz Computer☆15Jul 15, 2026Updated 3 months ago
- A Risc-V SoC for Tiny Tapeout☆61Oct 20, 2026Updated last week
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Reusable Verilog 2005 components for FPGA designs☆55Dec 14, 2025Updated 10 months ago
- A design for TinyTapeout☆18Sep 23, 2022Updated 4 years ago
- A configurable SRAM generator☆72Oct 20, 2026Updated last week
- ASIC implementation flow infrastructure, successor to OpenLane☆609Updated this week
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- ☆12Sep 4, 2025Updated last year
- End-to-End Open-Source I2C GPIO Expander☆45Sep 24, 2026Updated last month
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated 3 weeks ago
- Advanced Integrated Circuits 2025☆14Nov 1, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Blender GDSII Importer with PDK Support☆141Oct 16, 2026Updated 2 weeks ago
- TinyWhisper: An Open-Source Fully-Integrated Multi-Mode Short-Wave Transmitter for Amateur Radio Applications in 130-nm CMOS☆25Oct 14, 2026Updated 2 weeks ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆112Aug 31, 2026Updated last month
- Open-source PDK version manager☆68Oct 21, 2026Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆124Updated this week
- HeiChips 2026 LibreLane Workshop☆16Aug 7, 2026Updated 2 months ago
- Transport Triggered Architecture demo processor for first wafer.space MPW shuttle (gf180mcu)☆36Dec 25, 2025Updated 10 months ago
- USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…☆17Feb 26, 2022Updated 4 years ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - analog, mixed signal and custom GDS projects☆21Sep 15, 2026Updated last month
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 9 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆314Updated this week
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.☆62Updated this week
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆28Jul 30, 2026Updated 3 months ago
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆155Mar 17, 2023Updated 3 years ago