Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.
☆22Jan 1, 2024Updated 2 years ago
Alternatives and similar repositories for tt03-tempsensor
Users that are interested in tt03-tempsensor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆15Oct 20, 2022Updated 3 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- A Video/Camera image (over VGA) to oscilloscope X/Y mode streaming tool☆20Jan 30, 2025Updated last year
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆24Aug 12, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆25Aug 19, 2026Updated 2 weeks ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Files for Circuit Insights presentation at ISSCC 2026☆18Apr 4, 2026Updated 5 months ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK☆21Jul 21, 2026Updated last month
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 7 months ago
- Submission template for Tiny Tapeout IHP shuttles - Verilog HDL Projects☆49Jul 27, 2026Updated last month
- A simple Makefile based project for WCH's CHV32V range of RISCV uControllers☆14Jun 22, 2025Updated last year
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆55Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆34Updated this week
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆35May 3, 2024Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆67Mar 13, 2025Updated last year
- Characterizer☆39Aug 26, 2026Updated last week
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆25Jul 30, 2026Updated last month
- ☆44Oct 6, 2022Updated 3 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆29Jan 14, 2026Updated 7 months ago
- Advanced Integrated Circuits 2025☆14Nov 1, 2025Updated 10 months ago
- GUI for gds2palace RFIC FEM simulation worklow☆32Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆30Aug 24, 2026Updated last week
- LLM-based transistor sizing for AMS circuits☆36Apr 23, 2026Updated 4 months ago
- ☆14Apr 13, 2025Updated last year
- ☆11Apr 18, 2026Updated 4 months ago
- Tools for automating builds of NI VeriStand custom devices.☆19Updated this week
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆31Jun 5, 2025Updated last year
- A collection of various FFT algorithms implemented in C for educational purpose.☆22Jan 31, 2021Updated 5 years ago
- ☆39Aug 31, 2026Updated last week
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆30Jan 21, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- stock debian riscv64 linux for the starfive visionfive v2☆13Oct 11, 2024Updated last year
- ☆15Dec 1, 2014Updated 11 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆16Jun 15, 2016Updated 10 years ago
- A Python script to crosspost Ghost articles to Medium. Written for Zapier.☆11May 22, 2020Updated 6 years ago
- ☆12May 8, 2022Updated 4 years ago
- Arc4 controlled "tape" playback☆11Mar 21, 2017Updated 9 years ago
- An unofficial Hardhat plugin for working with circuits written in Noir☆12May 22, 2023Updated 3 years ago