iic-jku / tt03-tempsensor
Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.
☆20Updated 8 months ago
Related projects: ⓘ
- A set of rules and recommendations for analog and digital circuit designers.☆25Updated 7 months ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated 8 months ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆19Updated 9 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆69Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆34Updated last year
- ☆55Updated last month
- ☆31Updated last month
- ☆25Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated 3 weeks ago
- ☆40Updated 6 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆17Updated 3 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆52Updated 3 weeks ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated 6 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆37Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆56Updated this week
- Efabless mpw7 submission☆13Updated 4 months ago
- Learning to do things with the Skywater 130nm process☆71Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆24Updated this week
- ☆35Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆31Updated last year
- ☆65Updated this week
- This repository is for (pre-)release versions of the Revolution EDA.☆32Updated 3 months ago
- ☆29Updated 3 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 2 years ago
- ☆18Updated 11 months ago
- ☆39Updated last year
- Converts GDSII files to STL files.☆35Updated 9 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆13Updated last month