NoC simulation using gem5 (a simple tul)
☆14Mar 23, 2024Updated 2 years ago
Alternatives and similar repositories for gem5-noc
Users that are interested in gem5-noc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- SystemC training aimed at TLM.☆35Jul 31, 2020Updated 5 years ago
- A transaction level model of a PCI express root complex implemented in systemc☆23Jun 16, 2014Updated 11 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆12Oct 14, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A list of our chiplet simulaters☆48Jun 22, 2025Updated 9 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- some knowleage about SystemC/TLM etc.☆29Mar 6, 2026Updated 2 weeks ago
- ☆24Nov 27, 2025Updated 4 months ago
- ☆17Oct 28, 2025Updated 4 months ago
- ☆14Oct 8, 2024Updated last year
- Criticality-aware Framework for Modeling Computer Performance☆33Dec 15, 2024Updated last year
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆64Updated this week
- ☆10Oct 8, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 10 months ago
- ☆21Jun 26, 2025Updated 9 months ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- 收集一下淘宝上感觉不错的衣服店☆15May 13, 2022Updated 3 years ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆35Updated this week
- 南京大学计算机系2024春季学期数字逻辑与计算机组成课程实验☆17Jun 25, 2024Updated last year
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Mar 19, 2026Updated last week
- Library for modelling performance costs of different Neural Network workloads on NPU devices☆34Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A cycle accurate emulator for the 6502 microprocessor☆18Oct 1, 2023Updated 2 years ago
- A parallel and distributed simulator for thousand-core chips☆27Apr 10, 2018Updated 7 years ago
- 关于移植模型至gemmini的文档☆33May 4, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆19Dec 29, 2024Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Aug 10, 2022Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆87Nov 26, 2025Updated 4 months ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Sep 5, 2019Updated 6 years ago
- CQU Dual Issue Machine☆39Jun 23, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Mar 6, 2026Updated 3 weeks ago
- ☆12May 21, 2020Updated 5 years ago
- Network on Chip Simulator☆307Oct 26, 2025Updated 5 months ago
- ☆27Apr 26, 2020Updated 5 years ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆12Feb 10, 2026Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Mar 4, 2026Updated 3 weeks ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Jun 30, 2017Updated 8 years ago