NoC simulation using gem5 (a simple tul)
☆14Mar 23, 2024Updated last year
Alternatives and similar repositories for gem5-noc
Users that are interested in gem5-noc are comparing it to the libraries listed below
Sorting:
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- SystemC training aimed at TLM.☆35Jul 31, 2020Updated 5 years ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 9 months ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆24Feb 21, 2026Updated 2 weeks ago
- ☆24Nov 27, 2025Updated 3 months ago
- A transaction level model of a PCI express root complex implemented in systemc☆23Jun 16, 2014Updated 11 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Mar 29, 2025Updated 11 months ago
- some knowleage about SystemC/TLM etc.☆29Jun 8, 2023Updated 2 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- Criticality-aware Framework for Modeling Computer Performance☆33Dec 15, 2024Updated last year
- 关于移植模型至gemmini的文档☆33May 4, 2022Updated 3 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- Library for modelling performance costs of different Neural Network workloads on NPU devices☆34Feb 11, 2026Updated 3 weeks ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- gem5 repository to study chiplet-based systems☆87Apr 18, 2019Updated 6 years ago
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆11May 8, 2025Updated 9 months ago
- CQU Dual Issue Machine☆38Jun 23, 2024Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Jan 7, 2026Updated 2 months ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆12Feb 10, 2026Updated 3 weeks ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago
- PKU computer organization and architecture RISC-V Simulator LAB☆38Sep 18, 2018Updated 7 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆43Aug 10, 2022Updated 3 years ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆63Mar 17, 2025Updated 11 months ago
- A list of our chiplet simulaters☆48Jun 22, 2025Updated 8 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 6 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆15Updated this week
- 南京大学计算机系2024春季学期数字逻辑与计算机组成课程实验☆16Jun 25, 2024Updated last year
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 5 months ago