Vmodel toolbox repository
☆15Mar 25, 2016Updated 10 years ago
Alternatives and similar repositories for vmodel
Users that are interested in vmodel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- 3D-printed 32-pin PLCC plug that goes into a PLCC socket☆13Nov 11, 2021Updated 4 years ago
- Neural Engine, 16 input channels☆19Oct 31, 2022Updated 3 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- Portable C Compiler (CVS mirror)☆12Apr 9, 2012Updated 14 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- A runtime DSL parser generator for python.☆18May 17, 2016Updated 10 years ago
- Mirror of the Universal Verification Methodology from sourceforge☆37Jan 21, 2015Updated 11 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated 5 months ago
- A Python script for plotting roofline analyses. Intel Advisor style.☆17Oct 15, 2024Updated last year
- An adapted version of the original caffe deep learning library to support training, finetuning and testing of convolutional neural networ…☆20Jul 11, 2017Updated 9 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- The Simulation Manager is a library for enabling reproducible scientific simulations.☆12May 1, 2023Updated 3 years ago
- HiKoB OpenLab drivers and applications source code☆17Jun 13, 2016Updated 10 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆15May 7, 2022Updated 4 years ago
- ☆15Jan 20, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The official repository of metro-mpi☆18Sep 3, 2025Updated 11 months ago
- Workshop@work☆11Oct 4, 2016Updated 9 years ago
- Object file information tool for the Amiga Hunk binary files☆11Aug 3, 2022Updated 4 years ago
- High quality and composable RTL libraries in SystemVerilog☆47Updated this week
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆35Jul 10, 2016Updated 10 years ago
- Combinational ATPG generator based on D-Algorithm☆16Nov 25, 2020Updated 5 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Firmware for the DuPAL board.☆13Nov 21, 2020Updated 5 years ago
- GPIB to USB converter (Arduino nano hw)☆17Jan 5, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- NetSurf web browser for AmigaOS 3.x☆11Aug 1, 2016Updated 10 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- MLPaint - The Real-Time Handwritten Digit Recognizer☆17Jan 19, 2017Updated 9 years ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 7 months ago
- whatever it means☆19Jun 10, 2026Updated 2 months ago
- M68K emulator based on Musashi, with a Python device model☆18Apr 3, 2023Updated 3 years ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated last month