Vmodel toolbox repository
☆15Mar 25, 2016Updated 10 years ago
Alternatives and similar repositories for vmodel
Users that are interested in vmodel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated 2 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Projects for the UltraMYIR FPGA development board☆13Sep 17, 2023Updated 3 years ago
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- 3D-printed 32-pin PLCC plug that goes into a PLCC socket☆14Nov 11, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- Neural Engine, 16 input channels☆20Oct 31, 2022Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- A Python script for plotting roofline analyses. Intel Advisor style.☆17Oct 15, 2024Updated 2 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- Copy GitHub stars to GitLab☆11Sep 8, 2020Updated 6 years ago
- HiKoB OpenLab drivers and applications source code☆17Jun 13, 2016Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A simple Python script to convert Ninjaripper model dumps into Wavefront OBJ's☆12Oct 14, 2015Updated 11 years ago
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- A C module to decode raw GPS NMEA data☆11Sep 1, 2018Updated 8 years ago
- Amiga Bourne Compatible Shell – This project is based on pdksh, with the goal to bring a bourne (or POSIX) compatible shell to Amiga syst…☆12Jul 25, 2017Updated 9 years ago
- Portable C Compiler (CVS mirror)☆12Apr 9, 2012Updated 14 years ago
- Overview page for the RISC-V debug task group☆10Mar 23, 2017Updated 9 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- The official repository of metro-mpi☆18Sep 3, 2025Updated last year
- Workshop@work☆11Oct 4, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- whatever it means☆19Jun 10, 2026Updated 4 months ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 4 months ago
- Firmware for the DuPAL board.☆13Nov 21, 2020Updated 5 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Ingenic T10 T20 SDK 3.9.0 20161209☆10Oct 17, 2017Updated 9 years ago
- Network protocol libraries for VHDL test benches☆14Mar 9, 2026Updated 7 months ago
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆48Aug 11, 2014Updated 12 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆16Jan 20, 2023Updated 3 years ago
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- NetSurf web browser for AmigaOS 3.x☆12Aug 1, 2016Updated 10 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆36Jul 10, 2016Updated 10 years ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 10 months ago
- Unified Coverage Interoperability Standard (UCIS)☆15Oct 26, 2026Updated last week
- Combinational ATPG generator based on D-Algorithm☆16Nov 25, 2020Updated 5 years ago