Vmodel toolbox repository
☆15Mar 25, 2016Updated 10 years ago
Alternatives and similar repositories for vmodel
Users that are interested in vmodel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 3D-printed 32-pin PLCC plug that goes into a PLCC socket☆13Nov 11, 2021Updated 4 years ago
- ☆12Sep 29, 2017Updated 8 years ago
- Neural Engine, 16 input channels☆17Oct 31, 2022Updated 3 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Modern Hardware/Software Interface (HSI) Documentation☆26Mar 14, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- Portable C Compiler (CVS mirror)☆12Apr 9, 2012Updated 14 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- A runtime DSL parser generator for python.☆18May 17, 2016Updated 10 years ago
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Unity, UE4, Python, OSVR, all plugins will be in this repo !☆11Jul 18, 2018Updated 8 years ago
- A Python script for plotting roofline analyses. Intel Advisor style.☆17Oct 15, 2024Updated last year
- An adapted version of the original caffe deep learning library to support training, finetuning and testing of convolutional neural networ…☆20Jul 11, 2017Updated 9 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- A C module to decode raw GPS NMEA data☆11Sep 1, 2018Updated 7 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 4 years ago
- ☆15Jan 20, 2023Updated 3 years ago
- The official repository of metro-mpi☆18Sep 3, 2025Updated 10 months ago
- Workshop@work☆11Oct 4, 2016Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Object file information tool for the Amiga Hunk binary files☆11Aug 3, 2022Updated 3 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆35Jul 10, 2016Updated 10 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Firmware for the DuPAL board.☆13Nov 21, 2020Updated 5 years ago
- GPIB to USB converter (Arduino nano hw)☆17Jan 5, 2014Updated 12 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- MLPaint - The Real-Time Handwritten Digit Recognizer☆17Jan 19, 2017Updated 9 years ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 6 months ago
- whatever it means☆18Jun 10, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- M68K emulator based on Musashi, with a Python device model☆18Apr 3, 2023Updated 3 years ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 3 weeks ago
- VHDL code examples for a digital design course☆25Jan 29, 2020Updated 6 years ago
- Retro motherboard BIOS modifications released on TheRetroWeb☆18Nov 8, 2025Updated 8 months ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Codebase for an STM32F746 discovery board used to upgrade an HP 141T Spectrum Analyzer display.☆20Mar 16, 2024Updated 2 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago