A linux PCIe driver for Altera
☆11Oct 9, 2018Updated 7 years ago
Alternatives and similar repositories for altera-linux-pcie-driver
Users that are interested in altera-linux-pcie-driver are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆29Feb 22, 2024Updated 2 years ago
- SHA3-256 MINER CORE☆14Aug 30, 2020Updated 5 years ago
- Simple Python Module to access PCIe Endpoint BARs☆23Dec 15, 2025Updated 4 months ago
- Alibaba Cloud AS02MC04 hack☆45Mar 28, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple framework for building PCIe-based solutions for Altera FPGAs☆53Mar 18, 2020Updated 6 years ago
- ☆39Jan 7, 2022Updated 4 years ago
- A DSL for Linear Temporal Logic + Interface with Z3 for solving☆11Mar 12, 2015Updated 11 years ago
- High-throughput LDPC decoder on GPU device (see published IEEE article)☆12Jan 25, 2019Updated 7 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆50May 10, 2020Updated 5 years ago
- ☆14May 10, 2025Updated 11 months ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- ☆15Mar 9, 2026Updated last month
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A MATLAB implementation of “Multiple Sound Source Counting and Localization Based on TF-Wise Spatial Spectrum Clustering” [TASLP 2019]☆11Oct 23, 2023Updated 2 years ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- ☆16Oct 30, 2021Updated 4 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- ☆53Oct 30, 2021Updated 4 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 6 months ago
- ☆12Jan 19, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Project related to Cypress FX3 USB 3.0 Controller published on☆17Dec 2, 2019Updated 6 years ago
- download from opencores.org☆15May 4, 2018Updated 8 years ago
- Gowin USB3.0 Device Controller IP☆16Aug 20, 2024Updated last year
- ☆14Aug 1, 2023Updated 2 years ago
- Code of paper "Combining range and direction for improved localization" presented at ICASSP2018☆10Apr 20, 2018Updated 8 years ago
- ☆55Mar 27, 2022Updated 4 years ago
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 4 years ago
- FPGA_PCIe_drivers☆16Sep 3, 2015Updated 10 years ago
- Graphical RF direction finding simulator☆19Apr 17, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆21Mar 7, 2024Updated 2 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆66Nov 12, 2022Updated 3 years ago
- Yes really, a simpler FFT.☆16Mar 14, 2021Updated 5 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 3 months ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago