Elgamal's over Elliptic Curves
☆20Dec 22, 2018Updated 7 years ago
Alternatives and similar repositories for EllipticCurves_SystemVerilog
Users that are interested in EllipticCurves_SystemVerilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ECDSA VHDL Implementation☆12Apr 6, 2018Updated 8 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 9 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- Exploring the Ed25519 (FPGA) design space.☆19Nov 23, 2017Updated 8 years ago
- Get Moving with Pynq on Alveo U50☆15Jul 13, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆18Apr 20, 2018Updated 8 years ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- ☆26Nov 3, 2020Updated 6 years ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆50Jul 21, 2026Updated 3 months ago
- Parametric NTT/INTT Hardware Generator☆83Apr 3, 2021Updated 5 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- ☆17Oct 2, 2019Updated 7 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆23Feb 20, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆21Jan 25, 2018Updated 8 years ago
- An SHA-256 module implementation in VHDL. Based on NIST FIPS 180-4.☆16Sep 24, 2025Updated last year
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 9 years ago
- UVM Testbench for a SRAM☆14Dec 18, 2020Updated 5 years ago
- Implementation of basic and advance level Data Structures with some important algorithms for Education purposes, using C and C++. Contrib…☆10Jun 21, 2022Updated 4 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- Random Embedding and Multi-objective Trust-region Bayesian Optimization for VLSI Flow Parameter Tuning☆11Dec 21, 2024Updated last year
- a hardware task scheduler design☆11Sep 14, 2022Updated 4 years ago
- ☆10Jan 30, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ZPrize entry for Accelerating NTT Operations on an FPGA☆16Nov 18, 2022Updated 3 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 7 years ago
- A collection of cryptographic algorthms implemented in SystemVerilog☆20Jun 7, 2018Updated 8 years ago
- To view the documentation, click the following link:☆19Jun 3, 2025Updated last year
- Fountain codes implemented in Rust☆17Aug 11, 2020Updated 6 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- Smoothed z-score algo (very robust thresholding algorithm)☆17Nov 10, 2017Updated 8 years ago
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆18Oct 10, 2023Updated 3 years ago
- An Open Source Library for Elliptic Curve Cryptosystem☆22Apr 20, 2012Updated 14 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆21Mar 5, 2023Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- Digital Logic Lecture Final Project in the first term of year 2020-21☆11Jan 25, 2021Updated 5 years ago
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…☆11Aug 19, 2023Updated 3 years ago
- An Open Source FPGA GroestlCoin Miner☆10Feb 11, 2018Updated 8 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
- A Farcaster expo & react-native app built by discove. No longer maintained☆11Dec 4, 2023Updated 2 years ago
Are these results useful?