ljhsiun2 / EllipticCurves_SystemVerilog
Elgamal's over Elliptic Curves
☆19Updated 6 years ago
Alternatives and similar repositories for EllipticCurves_SystemVerilog:
Users that are interested in EllipticCurves_SystemVerilog are comparing it to the libraries listed below
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆18Updated 7 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- SoC Based on ARM Cortex-M3☆27Updated last month
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- The memory model was leveraged from micron.☆22Updated 6 years ago
- Implementing Different Adder Structures in Verilog☆61Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆58Updated 6 months ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆20Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆50Updated this week
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆42Updated 9 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Verilog RTL Design☆31Updated 3 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 6 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas …☆31Updated 2 years ago
- ☆53Updated 4 years ago
- General Purpose AXI Direct Memory Access☆48Updated 9 months ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- round robin arbiter☆70Updated 10 years ago
- AXI Interconnect☆47Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆62Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- ☆29Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆36Updated 2 years ago