ljhsiun2 / EllipticCurves_SystemVerilog
Elgamal's over Elliptic Curves
☆19Updated 6 years ago
Alternatives and similar repositories for EllipticCurves_SystemVerilog:
Users that are interested in EllipticCurves_SystemVerilog are comparing it to the libraries listed below
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆18Updated 7 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆39Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆21Updated 7 years ago
- round robin arbiter☆70Updated 10 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated last month
- opensource crypto IP core☆27Updated 4 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Implementation of the SHA256 Algorithm in Verilog☆37Updated 13 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆16Updated 8 years ago
- Implementing Different Adder Structures in Verilog☆61Updated 5 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆48Updated 7 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Updated 6 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆43Updated 9 years ago
- AES加密解密算法的Verilog实现☆65Updated 9 years ago
- RISC-V instruction set extensions for SM4 block cipher☆19Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Updated 4 months ago