CMU-SAFARI / BDICompression
Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece.cmu.edu/~omutlu/pub/bdi-compression_pact12.pdf)
☆25Updated 9 years ago
Alternatives and similar repositories for BDICompression:
Users that are interested in BDICompression are comparing it to the libraries listed below
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆75Updated 5 years ago
- ☆67Updated 4 years ago
- Memory System Microbenchmarks☆62Updated last year
- (elastic) cuckoo hashing☆13Updated 4 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆21Updated last month
- ☆15Updated 3 years ago
- A Cycle-level simulator for M2NDP☆22Updated last month
- ☆29Updated 3 years ago
- USIMM: the Utah SImulated Memory Module☆22Updated 10 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆43Updated 10 months ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆39Updated 5 months ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆19Updated last month
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 9 months ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆45Updated 2 months ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆29Updated 5 months ago
- This is where gem5 based DRAM cache models live.☆15Updated last year
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- ☆18Updated 4 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- VANS: A validated NVRAM simulator☆26Updated last year
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- MESIF cache coherency protocol for the GEM5 simulator☆13Updated 8 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆38Updated 3 months ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆78Updated 5 years ago