ok858ok / CP-ViTLinks
Code for "CP-ViT: Cascade Vision Transformer Pruning via Progressive Sparsity Prediction" on CIFAR-10/100.
☆14Updated 3 years ago
Alternatives and similar repositories for CP-ViT
Users that are interested in CP-ViT are comparing it to the libraries listed below
Sorting:
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- A co-design architecture on sparse attention☆51Updated 3 years ago
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆34Updated last year
- ☆35Updated 5 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆41Updated 4 years ago
- bitfusion verilog implementation☆11Updated 3 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆112Updated 2 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆44Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- ☆29Updated this week
- Simulator for BitFusion☆100Updated 5 years ago
- AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.☆13Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆100Updated 11 months ago
- ☆41Updated last year
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆23Updated last year
- ☆18Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- ☆49Updated 3 years ago
- Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆14Updated 7 months ago
- ☆71Updated 5 years ago
- Model LLM inference on single-core dataflow accelerators☆13Updated this week
- ☆18Updated 2 years ago
- ☆107Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆42Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆170Updated 8 months ago
- ☆54Updated last year
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year