ok858ok / CP-ViTLinks
Code for "CP-ViT: Cascade Vision Transformer Pruning via Progressive Sparsity Prediction" on CIFAR-10/100.
☆14Updated 4 years ago
Alternatives and similar repositories for CP-ViT
Users that are interested in CP-ViT are comparing it to the libraries listed below
Sorting:
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆35Updated 2 years ago
- ☆46Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆56Updated 2 years ago
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆20Updated last year
- Open-source of MSD framework☆16Updated 2 years ago
- AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.☆13Updated 4 years ago
- Model LLM inference on single-core dataflow accelerators☆18Updated last month
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆16Updated last year
- ☆48Updated 4 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆127Updated 2 years ago
- ☆35Updated 5 years ago
- C++ code for HLS FPGA implementation of transformer☆20Updated last year
- bitfusion verilog implementation☆12Updated 3 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆122Updated last year
- ☆11Updated last year
- A co-design architecture on sparse attention☆55Updated 4 years ago
- An FPGA Accelerator for Transformer Inference☆93Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Updated 4 years ago
- ☆19Updated 2 years ago
- ☆35Updated last month
- ☆14Updated 3 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆23Updated last year
- Eyeriss chip simulator☆39Updated 5 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆47Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆71Updated 5 years ago