☆31Feb 22, 2024Updated 2 years ago
Alternatives and similar repositories for RTL-to-GDS-Implementation-of-SerDes
Users that are interested in RTL-to-GDS-Implementation-of-SerDes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog RTL Design☆53Sep 4, 2021Updated 5 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆138Feb 22, 2024Updated 2 years ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆26Jul 21, 2025Updated last year
- ☆13Jan 1, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- StatOpt Tool in Python☆21Aug 10, 2026Updated last month
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆302Mar 26, 2022Updated 4 years ago
- RTL to GDS via Cadence Tools☆19May 17, 2022Updated 4 years ago
- ☆10Aug 15, 2019Updated 7 years ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- ☆17Jul 14, 2024Updated 2 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆25Jul 17, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Open source tools for IC design☆18Aug 4, 2026Updated 2 months ago
- BloodCell-Detector-Yolo is a YOLOv5 implementation tailored to detect Red Blood Cells (RBC), White Blood Cells (WBC), and Platelets from …☆19Jan 23, 2025Updated last year
- USB-PD-3.1-Verilog☆17Apr 22, 2024Updated 2 years ago
- I2C master/slave Core☆15Jul 17, 2014Updated 12 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆79Jun 30, 2024Updated 2 years ago
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 4 years ago
- A 32-bit RISC processor implementation in verilog☆22Oct 2, 2018Updated 8 years ago
- [ASPDAC23] High Dimensional Yield Estimation using Shrinkage Deep Features and Maximization of Integral Entropy Reduction☆14Oct 9, 2022Updated 4 years ago
- ☆16May 11, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated 2 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆15Jul 5, 2020Updated 6 years ago
- A 10bit SAR ADC in Sky130☆42Dec 4, 2022Updated 3 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆71Jan 10, 2024Updated 2 years ago
- Open-source Neural Processing Unit (NPU) from China ❤☆55Jan 29, 2025Updated last year
- Open source process design kit for 28nm open process☆97Apr 23, 2024Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- GPU-accelerated RePlAce☆14Jun 11, 2024Updated 2 years ago
- ☆11Nov 30, 2022Updated 3 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆28Sep 8, 2024Updated 2 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- blog for maker☆28Jun 18, 2014Updated 12 years ago
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 10 months ago
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago