☆31Feb 22, 2024Updated 2 years ago
Alternatives and similar repositories for RTL-to-GDS-Implementation-of-SerDes
Users that are interested in RTL-to-GDS-Implementation-of-SerDes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog RTL Design☆52Sep 4, 2021Updated 4 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- StatOpt Tool in Python☆21Nov 7, 2023Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆125Feb 22, 2024Updated 2 years ago
- A Bitcoin mining ASIC☆12Dec 2, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Nov 26, 2024Updated last year
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆26Jul 21, 2025Updated 11 months ago
- ☆13Jan 1, 2023Updated 3 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- ☆16Jul 14, 2024Updated 2 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆76Jun 30, 2024Updated 2 years ago
- USB-PD-3.1-Verilog☆17Apr 22, 2024Updated 2 years ago
- I2C master/slave Core☆15Jul 17, 2014Updated 12 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 3 years ago
- gnu toolchain for blackfin plus☆15Aug 30, 2018Updated 7 years ago
- [ASPDAC23] High Dimensional Yield Estimation using Shrinkage Deep Features and Maximization of Integral Entropy Reduction☆14Oct 9, 2022Updated 3 years ago
- ☆14May 11, 2022Updated 4 years ago
- Open-source Neural Processing Unit (NPU) from China ❤☆50Jan 29, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 6 years ago
- ☆16May 6, 2026Updated 2 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 7 months ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆28Sep 8, 2024Updated last year
- Research Gauntlet Virtual Brainstorming☆35Feb 14, 2026Updated 5 months ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 11 months ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆25Mar 7, 2019Updated 7 years ago
- blog for maker☆28Jun 18, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated last year
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- Learn and build GPU RTL from scratch☆22Aug 1, 2025Updated 11 months ago
- Simple UVM testbench development using the uvmtb_template files☆25Jan 16, 2025Updated last year
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- A basic SAT solver implementation for the Logics in Informatics course☆10Mar 8, 2015Updated 11 years ago
- PDK for 2nm Technology Node☆23Updated this week