☆31Feb 22, 2024Updated 2 years ago
Alternatives and similar repositories for RTL-to-GDS-Implementation-of-SerDes
Users that are interested in RTL-to-GDS-Implementation-of-SerDes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog RTL Design☆53Sep 4, 2021Updated 5 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Synopsys tools.☆16Jun 28, 2025Updated last year
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆140Feb 22, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This course explains the basics of Tcl scripting language, which is embedded in almost all EDA tools and can be used to automate many ope…☆20Jul 11, 2026Updated 3 months ago
- GPU-accelerated RePlAce☆14Jun 11, 2024Updated 2 years ago
- ☆13Nov 26, 2024Updated last year
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆27Jul 21, 2025Updated last year
- StatOpt Tool in Python☆21Aug 10, 2026Updated 2 months ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆309Mar 26, 2022Updated 4 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆28Sep 8, 2024Updated 2 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RTL to GDS via Cadence Tools☆20May 17, 2022Updated 4 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆21May 28, 2021Updated 5 years ago
- Implementation of a Sub-Sampling PLL targeting SerDes Applications in SKYWATER PDK 130nm process☆10Apr 18, 2024Updated 2 years ago
- "Low power" digital standard cells for SKY130 provided by SkyWater.☆11Apr 23, 2021Updated 5 years ago
- ☆10Aug 15, 2019Updated 7 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- ☆17Jul 14, 2024Updated 2 years ago
- USB2CANFDV2, 2500V ISO, 5Mbps Max☆20Apr 25, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- cadence flow for genus and innovus with UPF added.☆18Jul 3, 2021Updated 5 years ago
- ☆39Oct 21, 2026Updated last week
- I2C master/slave Core☆15Jul 17, 2014Updated 12 years ago
- Open source tools for IC design☆18Aug 4, 2026Updated 2 months ago
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 4 years ago
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- A 32-bit RISC processor implementation in verilog☆22Oct 2, 2018Updated 8 years ago
- USB2RS485 V1, 2Mbps Max, CH340E☆12Jul 5, 2024Updated 2 years ago
- VLSI Design of an 8 x 2 SRAM Array | Cadence Virtuoso☆12Feb 10, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- BloodCell-Detector-Yolo is a YOLOv5 implementation tailored to detect Red Blood Cells (RBC), White Blood Cells (WBC), and Platelets from …☆19Jan 23, 2025Updated last year
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆25Jul 17, 2014Updated 12 years ago
- USB-PD-3.1-Verilog☆17Apr 22, 2024Updated 2 years ago
- UNICCASS-ICDESIGN-TOOLS is a Docker image that provides a pre-configured environment with essential tools for the design and verification…☆17Oct 13, 2026Updated 2 weeks ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- 西北工业大学计算机组成原理实验源码☆10Sep 20, 2024Updated 2 years ago
- ☆34Feb 20, 2024Updated 2 years ago