☆30Feb 22, 2024Updated 2 years ago
Alternatives and similar repositories for RTL-to-GDS-Implementation-of-SerDes
Users that are interested in RTL-to-GDS-Implementation-of-SerDes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog RTL Design☆50Sep 4, 2021Updated 4 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- StatOpt Tool in Python☆21Nov 7, 2023Updated 2 years ago
- A Bitcoin mining ASIC☆12Dec 2, 2022Updated 3 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆291Mar 26, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆15Jan 1, 2023Updated 3 years ago
- ☆12Nov 26, 2024Updated last year
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆24Jul 21, 2025Updated 11 months ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆77Jun 30, 2024Updated last year
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- ☆15Jul 14, 2024Updated last year
- This repository is related to all about Python - an A-Z guide to the world of Data Science. This supplement contains the implementation o…☆39Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆24Jul 17, 2014Updated 11 years ago
- I2C master/slave Core☆15Jul 17, 2014Updated 11 years ago
- USB-PD-3.1-Verilog☆17Apr 22, 2024Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- A 32-bit RISC processor implementation in verilog☆22Oct 2, 2018Updated 7 years ago
- gnu toolchain for blackfin plus☆15Aug 30, 2018Updated 7 years ago
- [ASPDAC23] High Dimensional Yield Estimation using Shrinkage Deep Features and Maximization of Integral Entropy Reduction☆14Oct 9, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 5 years ago
- ☆10Nov 30, 2022Updated 3 years ago
- RV64IMAC modelling using System Verilog HDL☆25Aug 10, 2024Updated last year
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆17Mar 3, 2018Updated 8 years ago
- ☆14May 11, 2022Updated 4 years ago
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- ☆16May 6, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Oct 11, 2024Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆24Apr 25, 2025Updated last year
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Jun 7, 2026Updated 3 weeks ago
- blog for maker☆28Jun 18, 2014Updated 12 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆29Feb 11, 2024Updated 2 years ago
- A basic SAT solver implementation for the Logics in Informatics course☆10Mar 8, 2015Updated 11 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆24Jul 7, 2021Updated 4 years ago