meeeeet / RTL-to-GDS-Implementation-of-SerDes
☆15Updated last year
Alternatives and similar repositories for RTL-to-GDS-Implementation-of-SerDes:
Users that are interested in RTL-to-GDS-Implementation-of-SerDes are comparing it to the libraries listed below
- Verilog RTL Design☆32Updated 3 years ago
- ☆31Updated 5 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- SRAM☆21Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆53Updated 2 weeks ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- ☆26Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- UART -> AXI Bridge☆60Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆63Updated 3 months ago
- ☆40Updated 3 years ago
- Python Tool for UVM Testbench Generation☆52Updated 10 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- ☆12Updated 8 months ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- A simple DDR3 memory controller☆54Updated 2 years ago
- ☆26Updated 5 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆151Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆36Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- ☆45Updated 2 years ago