I2C master/slave Core
☆15Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for i2c_master_slave_core
Users that are interested in i2c_master_slave_core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- I2C Slave☆14Jul 17, 2014Updated 11 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- I2C Master and Slave☆39Jul 15, 2015Updated 10 years ago
- Extend word dictionaries & dict import tool for RIME input method☆13Nov 1, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Sep 2, 2020Updated 5 years ago
- ☆15Jul 14, 2024Updated last year
- Open source tools for IC design☆13Dec 12, 2024Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆26Feb 24, 2026Updated 3 months ago
- ☆19Jun 30, 2015Updated 10 years ago
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated last year
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆27Mar 9, 2016Updated 10 years ago
- UART To SPI☆19Jul 17, 2014Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆12Nov 18, 2025Updated 6 months ago
- Telegram plugin for brookframework☆27Mar 1, 2026Updated 2 months ago
- RV64IMAC modelling using System Verilog HDL☆25Aug 10, 2024Updated last year
- General Purpose IO with APB4 interface☆16May 10, 2024Updated 2 years ago
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- ECG signal quality classification☆11Sep 29, 2016Updated 9 years ago
- Annotate signal, timeseries, waveforms...☆10Aug 3, 2020Updated 5 years ago
- Add-on project for Chaste for modelling microvessels.☆10Aug 6, 2024Updated last year
- ☆11Nov 22, 2016Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog I2C Slave☆26Aug 11, 2014Updated 11 years ago
- A proposed method for automated diagnosis of various diseases based on heart rate variability (HRV) analysis and machine learning. HRV an…☆11Apr 9, 2020Updated 6 years ago
- Learn how to develop a plugin for PlotJuggler, by example.☆17Aug 15, 2023Updated 2 years ago
- Mirror of the Universal Verification Methodology from sourceforge☆37Jan 21, 2015Updated 11 years ago
- this is a cnn_net to achieve the goal of using ppg to predict blood pressure☆10Jun 16, 2018Updated 7 years ago
- A simple Python implementation of Pan-Tompkins algorithm for QRS complex detection☆12Jul 21, 2016Updated 9 years ago
- 基于脉搏波的亚健康手环☆12Jun 21, 2022Updated 3 years ago
- ☆25Feb 22, 2024Updated 2 years ago
- Solving hyperbolic PDEs using the Lax-Wendroff Scheme and a finite volume method.☆11Jun 6, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆27Sep 8, 2024Updated last year
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆17Aug 24, 2024Updated last year
- Bare metal RISC-V assembly examples for Spike (no pk)☆19Oct 14, 2023Updated 2 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- Nios II Vscode Extension☆10Sep 17, 2020Updated 5 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆39Jun 2, 2021Updated 4 years ago