I2C master/slave Core
☆15Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for i2c_master_slave_core
Users that are interested in i2c_master_slave_core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- I2C Slave☆14Jul 17, 2014Updated 11 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- ☆15Jul 14, 2024Updated last year
- Open source tools for IC design☆13Dec 12, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆22Feb 24, 2026Updated 2 months ago
- ☆19Jun 30, 2015Updated 10 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆27Mar 9, 2016Updated 10 years ago
- UART To SPI☆19Jul 17, 2014Updated 11 years ago
- ☆12Nov 18, 2025Updated 5 months ago
- RV64IMAC modelling using System Verilog HDL☆25Aug 10, 2024Updated last year
- General Purpose IO with APB4 interface☆16May 10, 2024Updated last year
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- Annotate signal, timeseries, waveforms...☆10Aug 3, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Add-on project for Chaste for modelling microvessels.☆10Aug 6, 2024Updated last year
- ☆11Nov 22, 2016Updated 9 years ago
- Verilog I2C Slave☆26Aug 11, 2014Updated 11 years ago
- Learn how to develop a plugin for PlotJuggler, by example.☆17Aug 15, 2023Updated 2 years ago
- Mirror of the Universal Verification Methodology from sourceforge☆37Jan 21, 2015Updated 11 years ago
- A simple Python implementation of Pan-Tompkins algorithm for QRS complex detection☆12Jul 21, 2016Updated 9 years ago
- 基于脉搏波的亚健康手环☆12Jun 21, 2022Updated 3 years ago
- ☆25Feb 22, 2024Updated 2 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆27Sep 8, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Bare metal RISC-V assembly examples for Spike (no pk)☆19Oct 14, 2023Updated 2 years ago
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- Nios II Vscode Extension☆10Sep 17, 2020Updated 5 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆39Jun 2, 2021Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆36Jun 27, 2024Updated last year
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆37Oct 23, 2019Updated 6 years ago
- This is an unofficial ITMO beamer template made by me. Please, feel free to use it and contribute.☆15Oct 10, 2023Updated 2 years ago
- M.2 PCIe Artix 7 FPGA Accelerator Card☆25Mar 17, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Code Developed for my Masters Thesis titled: A real-time independent and inexpensive PPG signal quality classification tool for vital sig…☆13Jun 21, 2020Updated 5 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆29Jul 27, 2018Updated 7 years ago
- Systolic Blood Pressure level based on PPG signal's parameteres☆12Jun 4, 2018Updated 7 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆37Mar 25, 2020Updated 6 years ago
- Building Linux System Software with Xilinx Vitis 2022.1 and Buildroot for Zynq 7000 / ZynqMP platforms.☆19Mar 26, 2024Updated 2 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆42Jan 12, 2016Updated 10 years ago