The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs
☆17Mar 6, 2023Updated 3 years ago
Alternatives and similar repositories for DeepPoint-V2-FPGA
Users that are interested in DeepPoint-V2-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆17Jun 24, 2026Updated 3 months ago
- ☆37Jan 20, 2022Updated 4 years ago
- Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs☆23Sep 16, 2026Updated last week
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆20Apr 9, 2024Updated 2 years ago
- Reconfigurable Stream Network Architecture☆18Aug 13, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆24Sep 17, 2024Updated 2 years ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆24Jul 13, 2024Updated 2 years ago
- JEDI-net: a jet identification algorithm based on interaction networks☆10Aug 16, 2020Updated 6 years ago
- Official implementation of the ICLR'25 paper "QERA: an Analytical Framework for Quantization Error Reconstruction".☆14Feb 4, 2025Updated last year
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 7 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆10Apr 19, 2020Updated 6 years ago
- c++ version of ViT☆13Nov 13, 2022Updated 3 years ago
- ☆13Jun 4, 2024Updated 2 years ago
- Converting ss/vmess to clash proxies☆10May 19, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Convolutional Neural Network Accelerator, which increases the process of convolution calculation. Based on Xilinx HLS design suite.☆12Jul 29, 2021Updated 5 years ago
- ☆32Mar 31, 2025Updated last year
- ☆14Jun 22, 2022Updated 4 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- Use tensor core to calculate back-to-back HGEMM (half-precision general matrix multiplication) with MMA PTX instruction.☆13Nov 3, 2023Updated 2 years ago
- FPGA Hardware Implementation for SLAM☆82Nov 24, 2024Updated last year
- ZCU102 two IMX274 camera design.☆12Feb 3, 2023Updated 3 years ago
- ☆13Nov 25, 2019Updated 6 years ago
- ☆10Apr 24, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 文档编写☆14Sep 19, 2020Updated 6 years ago
- Chinese Guide for Alveo Getting Started☆13May 18, 2020Updated 6 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆45Mar 30, 2021Updated 5 years ago
- ☆16Apr 10, 2023Updated 3 years ago
- Joker TV (USB) FPGA verilog/vhdl code☆16May 19, 2026Updated 4 months ago
- Implementation network trimming using pytorch☆15Apr 20, 2020Updated 6 years ago
- ☆31Dec 15, 2021Updated 4 years ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 6 years ago
- Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximat…☆17Mar 3, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- FPGA Development for the parallella☆19Aug 9, 2017Updated 9 years ago
- Android releases☆17Sep 18, 2026Updated last week
- ☆20Mar 21, 2023Updated 3 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- 方舟编译入门技术课程的配套代码☆30Sep 16, 2020Updated 6 years ago
- CK workflow, portable packages and other artifacts for the ReQuEST-ASPLOS'18 submission:☆12Jan 16, 2019Updated 7 years ago