The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs
☆17Mar 6, 2023Updated 3 years ago
Alternatives and similar repositories for DeepPoint-V2-FPGA
Users that are interested in DeepPoint-V2-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆37Jan 20, 2022Updated 4 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆16Mar 12, 2023Updated 3 years ago
- A mesh to pointcloud converter with FPS algorithm and HDF5 output generator☆11Mar 25, 2023Updated 3 years ago
- JEDI-net: a jet identification algorithm based on interaction networks☆10Aug 16, 2020Updated 5 years ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆23Jan 24, 2026Updated 3 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- TaskNya是一个通用的任务监控与通知工具，适用于通用任务的监控和通知。☆12Apr 28, 2026Updated last week
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- Use tensor core to calculate back-to-back HGEMM (half-precision general matrix multiplication) with MMA PTX instruction.☆13Nov 3, 2023Updated 2 years ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆20Jun 12, 2025Updated 10 months ago
- PyTorch utilities to handle the KITTI Vision Benchmark Suite☆11Jul 21, 2022Updated 3 years ago
- This repo is for Efinix TinyML platform, which offers end-to-end flow that facilitates TinyML solution deployment on Efinix FPGAs.☆75Mar 24, 2026Updated last month
- BSP kernel source☆12Jul 31, 2025Updated 9 months ago
- our code for paper 'PointCutMix: Regularization Strategy for Point Cloud Classification', Neurocomputing, 2022☆61Jul 19, 2022Updated 3 years ago
- fork from svn @ http://code.google.com/p/prettytable/☆11Oct 11, 2012Updated 13 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 华为集合通信性能测试☆16May 27, 2024Updated last year
- ☆13Nov 25, 2019Updated 6 years ago
- A Convolutional Neural Network Accelerator, which increases the process of convolution calculation. Based on Xilinx HLS design suite.☆12Jul 29, 2021Updated 4 years ago
- FPGA Hardware Implementation for SLAM☆81Nov 24, 2024Updated last year
- ☆10Apr 24, 2023Updated 3 years ago
- Implementation of BitonicSorting algorithm on FPGA through SDAccel using Opencl as source code☆17Nov 21, 2016Updated 9 years ago
- ☆22Sep 10, 2025Updated 7 months ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆21Aug 24, 2025Updated 8 months ago
- Yet another Polyhedra Compiler for DeepLearning☆19Apr 14, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ZCU102 two IMX274 camera design.☆12Feb 3, 2023Updated 3 years ago
- ☆16Apr 10, 2023Updated 3 years ago
- A high-performance computing framework specifically designed for X-ray propagation phase contrast imaging (PBI) holographic regime☆32Jan 25, 2026Updated 3 months ago
- 方舟编译入门技术课程的配套代码☆30Sep 16, 2020Updated 5 years ago
- ☆29Dec 15, 2021Updated 4 years ago
- FPGA Development for the parallella☆19Aug 9, 2017Updated 8 years ago
- Dual-Core Out-of-Order MIPS CPU Design☆22May 8, 2025Updated last year
- 文档编写☆13Sep 19, 2020Updated 5 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 雨云签到工具的docker版☆18Jan 4, 2026Updated 4 months ago
- CPU + xv6 + compiler☆17Feb 7, 2018Updated 8 years ago
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 4 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆32Mar 7, 2024Updated 2 years ago
- Android releases☆17Apr 14, 2026Updated 3 weeks ago
- Implemention of paper "Spatial-Depth Super Resolution for Range Images" with python☆17Oct 10, 2020Updated 5 years ago