salehjg / DeepPoint-V2-FPGA
The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs
☆12Updated 2 years ago
Alternatives and similar repositories for DeepPoint-V2-FPGA:
Users that are interested in DeepPoint-V2-FPGA are comparing it to the libraries listed below
- verilog实现TPU中的脉动阵列计算卷积的module☆97Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆63Updated 2 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 9 months ago
- ☆107Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆154Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆79Updated 2 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 6 months ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆149Updated 5 years ago
- ☆63Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆178Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆191Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆26Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated 2 months ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆19Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆138Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated 3 weeks ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆92Updated last month
- This is a verilog implementation of 4x4 systolic array multiplier☆50Updated 4 years ago
- ☆31Updated 5 years ago
- ☆10Updated 3 years ago
- ☆39Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago