salehjg / DeepPoint-V2-FPGA
The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs
☆11Updated last year
Related projects ⓘ
Alternatives and complementary repositories for DeepPoint-V2-FPGA
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆123Updated this week
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- ☆93Updated 4 years ago
- ☆60Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆7Updated 3 weeks ago
- eyeriss-chisel3☆38Updated 2 years ago
- IC implementation of Systolic Array for TPU☆148Updated 3 weeks ago
- Convolutional accelerator kernel, target ASIC & FPGA☆164Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆28Updated 2 months ago
- An FPGA Accelerator for Transformer Inference☆73Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆199Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- 3×3脉动阵列乘法器☆34Updated 5 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- An integrated CGRA design framework☆83Updated this week
- ☆12Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆66Updated 3 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆53Updated 2 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆155Updated this week
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆82Updated 4 years ago
- 关于移植模型至gemmini的文档☆14Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated this week
- FPGA based Vision Transformer accelerator (Harvard CS205)☆84Updated 11 months ago
- ☆35Updated last year
- DaCH: dataflow cache for high-level synthesis.☆15Updated last year
- AMD University Program HLS tutorial☆61Updated 2 weeks ago