salehjg / DeepPoint-V2-FPGALinks
The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs
☆15Updated 2 years ago
Alternatives and similar repositories for DeepPoint-V2-FPGA
Users that are interested in DeepPoint-V2-FPGA are comparing it to the libraries listed below
Sorting:
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- ☆112Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- ☆65Updated 6 years ago
- An FPGA Accelerator for Transformer Inference☆83Updated 3 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- ☆10Updated 3 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆68Updated 2 weeks ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 8 months ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆28Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆44Updated 2 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆14Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆42Updated 7 months ago
- eyeriss-chisel3☆40Updated 3 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆63Updated 5 months ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆102Updated 4 months ago