salehjg / DeepPoint-V2-FPGALinks
The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs
☆13Updated 2 years ago
Alternatives and similar repositories for DeepPoint-V2-FPGA
Users that are interested in DeepPoint-V2-FPGA are comparing it to the libraries listed below
Sorting:
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- ☆111Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 11 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- ☆65Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆82Updated 3 years ago
- ☆44Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆49Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆27Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆54Updated 4 years ago
- ☆10Updated 3 years ago
- IC implementation of TPU☆125Updated 5 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆38Updated 10 months ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- ☆33Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆40Updated 5 years ago