jiacaiyuan / i2c_slave
I2C slave Verilog Design and TestBench
☆16Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for i2c_slave
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆12Updated 2 years ago
- UART -> AXI Bridge☆57Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆55Updated 9 months ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆29Updated 3 years ago
- ☆36Updated 3 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 9 years ago
- AXI Interconnect☆46Updated 3 years ago
- ☆12Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- Designing means to communicate as an SPI master, being a part of AXI interface☆16Updated last year
- ☆16Updated 3 years ago
- ☆34Updated 9 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆17Updated last year
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- An i2c master controller implemented in Verilog☆31Updated 7 years ago
- APB to I2C☆40Updated 10 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Updated 4 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆47Updated 4 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- ☆62Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 6 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆45Updated 7 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- UART design in SV and verification using UVM and SV☆37Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆40Updated 3 years ago
- Architectural design of data router in verilog☆27Updated 4 years ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago
- UVM Testbench For SystemVerilog Combinator Implementation☆51Updated 7 years ago
- Verification IP for APB protocol☆56Updated 3 years ago