jiacaiyuan / i2c_slave
I2C slave Verilog Design and TestBench
☆21Updated 5 years ago
Alternatives and similar repositories for i2c_slave:
Users that are interested in i2c_slave are comparing it to the libraries listed below
- UART -> AXI Bridge☆61Updated 3 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆14Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆68Updated last year
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆32Updated 4 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 11 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆58Updated last year
- ☆43Updated 3 years ago
- ☆67Updated 3 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆18Updated 6 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆53Updated 4 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆124Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆163Updated 2 weeks ago
- I2C Master and Slave☆33Updated 9 years ago
- ☆154Updated 2 years ago
- An i2c master controller implemented in Verilog☆31Updated 7 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- USB 2.0 Device IP Core☆65Updated 7 years ago
- AXI Interconnect☆47Updated 3 years ago
- Verilog SPI master and slave☆53Updated 9 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆11Updated 9 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- This is the repository for the IEEE version of the book☆58Updated 4 years ago