I2C slave Verilog Design and TestBench
☆27May 9, 2019Updated 7 years ago
Alternatives and similar repositories for i2c_slave
Users that are interested in i2c_slave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆13Nov 19, 2023Updated 2 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- RTL Design and Verification☆21Jan 4, 2021Updated 5 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated last year
- MIPI testing with LiteX on CrossLink-NX☆14Jan 29, 2026Updated 3 months ago
- ☆15Jul 14, 2024Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- I2C master/slave Core☆15Jul 17, 2014Updated 11 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆12Mar 12, 2021Updated 5 years ago
- ☆10Nov 16, 2017Updated 8 years ago
- Python library for I2C-MP-USB, an USB to I²C interface☆12May 5, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- PCIe System Verilog Verification Environment developed for PCIe course☆15Mar 26, 2024Updated 2 years ago
- Tiny Embedded File System for Microcontrollers☆14Mar 23, 2017Updated 9 years ago
- clp-ffi-py is a Python library to encode log messages with CLP, and work with the encoded messages using a foreign function interface (FF…☆12Oct 21, 2025Updated 6 months ago
- Streaming video over USB using FT232H and Cyclone IV FPGA.☆15Feb 26, 2023Updated 3 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- A list Viterbo algorithm for decoding PAC codes with various code constructions/rate-profiles☆11May 6, 2022Updated 4 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- ☆17Jul 23, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A PCB based business card using open hardware and free software☆12Sep 10, 2024Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆73Dec 17, 2025Updated 4 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆133May 8, 2020Updated 6 years ago
- End-to-End Open-Source I2C GPIO Expander☆44Mar 22, 2026Updated last month
- I2C Slave☆14Jul 17, 2014Updated 11 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- ☆25Feb 22, 2024Updated 2 years ago
- Source Code for 'Beginning Perl Programming' by William "Bo" Rothwell☆13Aug 1, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆27Sep 8, 2024Updated last year
- ☆24Nov 18, 2025Updated 5 months ago
- ☆18Apr 24, 2023Updated 3 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Verilog I2C interface for FPGA implementation☆698Feb 27, 2025Updated last year