I2C slave Verilog Design and TestBench
☆27May 9, 2019Updated 7 years ago
Alternatives and similar repositories for i2c_slave
Users that are interested in i2c_slave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- Verilog Code for I2C Protocol☆20Nov 12, 2020Updated 5 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆15Nov 19, 2023Updated 2 years ago
- This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory,…☆19Sep 5, 2024Updated 2 years ago
- USB 1.1 PHY☆12Jul 17, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Sep 17, 2026Updated last month
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- ☆17Jul 14, 2024Updated 2 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆29Mar 3, 2026Updated 8 months ago
- RTL Interview Questions☆12Mar 23, 2019Updated 7 years ago
- Trying to get a new skill☆39Dec 31, 2024Updated last year
- MIPI testing with LiteX on CrossLink-NX☆14Jan 29, 2026Updated 9 months ago
- I2C master/slave Core☆15Jul 17, 2014Updated 12 years ago
- GUI Library for AutoIt, based on windows API.☆12Jun 16, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SPI Master Core clone from OpenCores☆14Oct 4, 2013Updated 13 years ago
- ☆12Apr 3, 2026Updated 7 months ago
- SHA-256 cipher algorithm implementation☆13Jun 22, 2025Updated last year
- Streaming video over USB using FT232H and Cyclone IV FPGA.☆15Feb 26, 2023Updated 3 years ago
- clp-ffi-py is a Python library to encode log messages with CLP, and work with the encoded messages using a foreign function interface (FF…☆12Oct 21, 2025Updated last year
- Open source tools for IC design☆18Aug 4, 2026Updated 3 months ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- ☆10Nov 16, 2017Updated 8 years ago
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog I2C interface for FPGA implementation☆731Feb 27, 2025Updated last year
- ☆16Mar 27, 2024Updated 2 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated 2 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- This project deals with the axi4Lite protocol☆10Jun 2, 2025Updated last year
- ☆59Oct 11, 2026Updated 3 weeks ago
- Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo☆17Oct 29, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Verification IP project for I3C protocol☆29May 28, 2026Updated 5 months ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- A Python library to access and program Renesas GreenPak SPLD's.☆14May 21, 2025Updated last year
- PolarDecoders implemented in Verilog. SC, SCL, CA-SCL and CA-PC-SCL are supported.☆10Sep 24, 2021Updated 5 years ago
- Open-source RTL IP developement for IIR/FIR filters in SystemVerilog, along with the C model and verification IP in UVM☆15Jul 8, 2026Updated 3 months ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago