AhmedLilah / OpenICLinks
Open source tools for IC design
☆10Updated 8 months ago
Alternatives and similar repositories for OpenIC
Users that are interested in OpenIC are comparing it to the libraries listed below
Sorting:
- ☆82Updated last month
- This repo provide an index of VLSI content creators and their materials☆154Updated 11 months ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆374Updated 3 weeks ago
- opensource EDA tool flor VLSI design☆33Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆162Updated last week
- Solve one design problem each day for a month☆44Updated 2 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆168Updated 8 months ago
- ECE 3300 HDL Code☆51Updated 2 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆71Updated 2 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆31Updated 6 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Updated 4 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆157Updated last week
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated 2 years ago
- Verilog HDL files☆147Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆263Updated 2 months ago
- SystemVerilog Tutorial☆160Updated 3 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆175Updated 3 weeks ago
- ☆13Updated 10 months ago
- 100 Days of RTL☆386Updated 11 months ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆20Updated 6 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆73Updated 3 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆95Updated 3 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆140Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆113Updated 3 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆18Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆29Updated 3 weeks ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆89Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆187Updated 2 months ago
- ☆16Updated last year