AhmedLilah / OpenICLinks
Open source tools for IC design
☆10Updated 7 months ago
Alternatives and similar repositories for OpenIC
Users that are interested in OpenIC are comparing it to the libraries listed below
Sorting:
- This repo provide an index of VLSI content creators and their materials☆152Updated 10 months ago
- ☆78Updated last week
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆359Updated 2 months ago
- Solve one design problem each day for a month☆43Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆161Updated last month
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆169Updated 8 months ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆14Updated last year
- opensource EDA tool flor VLSI design☆33Updated last year
- SystemVerilog Tutorial☆159Updated 2 months ago
- ☆17Updated last year
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆12Updated last year
- ☆113Updated last year
- Trying to get a new skill☆24Updated 6 months ago
- ECE 3300 HDL Code☆50Updated 2 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆17Updated 6 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆172Updated this week
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆150Updated last month
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- ☆161Updated 2 years ago
- RTL to GDS via Cadence Tools☆12Updated 3 years ago
- Verilog HDL files☆146Updated last year
- 100 Days of RTL☆383Updated 11 months ago
- ☆33Updated last year
- ☆12Updated 3 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆259Updated last month
- General purpose IO port with AXI4-Lite interface☆10Updated 5 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆83Updated 2 years ago
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆94Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month