Open source tools for IC design
☆14Dec 12, 2024Updated last year
Alternatives and similar repositories for OpenIC
Users that are interested in OpenIC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- RV64IMAC modelling using System Verilog HDL☆26Aug 10, 2024Updated last year
- ☆110Nov 30, 2025Updated 7 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆94Jun 12, 2023Updated 3 years ago
- Interactive Device Simulator☆13Jan 10, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆16Jul 14, 2024Updated 2 years ago
- ☆19Nov 16, 2020Updated 5 years ago
- I2C master/slave Core☆15Jul 17, 2014Updated 12 years ago
- This repo is for synopsys icc2 flow for skywater 130nm PDK☆15Feb 7, 2023Updated 3 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 2 years ago
- Example of an easy way to take cs notes☆11Mar 11, 2021Updated 5 years ago
- Advanced Integrated Circuits 2025☆14Nov 1, 2025Updated 8 months ago
- Collection of LeetCode questions to ace the coding interview! - Created using [LeetHub](https://github.com/QasimWani/LeetHub)☆26Mar 30, 2024Updated 2 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆28Sep 8, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆31Feb 22, 2024Updated 2 years ago
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- A Full open-source/Full with Python/ interactive course for all who like to know "What are Communication Circuits?" from scratch to basic…☆12Jan 14, 2024Updated 2 years ago
- Stabilizer: Rigorous Performance Evaluation☆27Aug 15, 2023Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆39Jun 2, 2021Updated 5 years ago
- Python module for 8B10B encoding and decoding☆12Jul 25, 2023Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆60Dec 19, 2022Updated 3 years ago
- a telegram bot built to assist students track their schedule, exams, deadlines and much more!☆49May 13, 2024Updated 2 years ago
- Solve one design problem each day for a month☆55Feb 3, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆15Jan 2, 2021Updated 5 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- AR1010 FM radio module library for Arduino☆19Feb 20, 2012Updated 14 years ago
- This is the base repo for our graduation project in AlexU 21☆28Jul 26, 2021Updated 5 years ago
- A command line tool for automating LTspice simulations☆13Nov 12, 2017Updated 8 years ago
- ☆17May 19, 2023Updated 3 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆16Mar 17, 2019Updated 7 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆24Jul 7, 2021Updated 5 years ago
- EmbeddedFab provides Open Source AVR (Atmega32) Library☆14Oct 22, 2015Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- UART implementation using verilog☆38Feb 14, 2023Updated 3 years ago
- RFCs for changes to Babel☆25Jun 30, 2024Updated 2 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆138Jun 10, 2026Updated last month
- Open Neuromorphic Website☆35Jul 19, 2026Updated last week
- Mirror of tachyon-da cvc Verilog simulator☆55Mar 16, 2026Updated 4 months ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆34Jul 25, 2023Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆54Sep 20, 2024Updated last year