efabless / ipm
Open-source IPs Package Manager (IPM)
☆14Updated 2 months ago
Alternatives and similar repositories for ipm:
Users that are interested in ipm are comparing it to the libraries listed below
- ☆45Updated 2 months ago
- ☆38Updated 2 months ago
- ideas and eda software for vlsi design☆50Updated this week
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated last month
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆20Updated 6 years ago
- Advanced Integrated Circuits 2024☆25Updated 5 months ago
- Hardware Description Library☆78Updated 2 weeks ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 5 months ago
- Universal Memory Interface (UMI)☆145Updated 3 weeks ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆58Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆74Updated this week
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆64Updated this week
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated 3 weeks ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆27Updated last week
- Curriculum for a university course to teach chip design using open source EDA tools☆65Updated last year
- ☆31Updated 3 months ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Prefix tree adder space exploration library☆57Updated 5 months ago
- ☆40Updated 3 years ago
- ☆20Updated 3 years ago
- A SystemVerilog source file pickler.☆56Updated 6 months ago
- FPGA tool performance profiling☆102Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆57Updated 3 months ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆63Updated 2 weeks ago
- ☆67Updated last week
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago