Alternatives and similar repositories for onikiri2

Users that are interested in onikiri2 are comparing it to the libraries listed below

• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 4 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆107Updated 3 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆31Updated last year
• RIKEN-RCCS / riken_simulator
  This is the git repository for RIKEN simulator designed to simulate the binary code for Fujitsu A64FX.
  ☆36Updated 5 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆46Updated 4 years ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 5 years ago
• chadyuu / riscv-chisel-book
  ☆236Updated 2 years ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆107Updated 7 months ago
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆162Updated 2 weeks ago
• i4kimura / chisel-minicpu
  ☆14Updated 5 years ago
• ainozaki / aarch64-emu
  Experimental AArch64 Emulator Written in C++
  ☆38Updated last year
• sakura-internet / nvme-pcie-to-fabrics-proxy
  (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…
  ☆25Updated 2 years ago
• Hara-Laboratory / subrisc
  SubRISC: Simple Instruction-Set Computer for IoT edge devices
  ☆16Updated 7 years ago
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 4 years ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• synthesijer / synthesijer
  ☆52Updated last year
• nekomaru0510 / Violet
  ☆14Updated last month
• tmatsuya / wiki
  ☆38Updated 8 years ago
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆50Updated 2 months ago
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆25Updated 10 months ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated last year
• ocxtal / opa64
  Armv8 A64 Assembly & Intrinsics Guide Server
  ☆25Updated 2 years ago
• herumi / s_xbyak
  ASM generation tool for GAS/NASM/MASM with Xbyak-like syntax in Python
  ☆12Updated 5 months ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• shioyadan / advanced-computer-organization
  ☆162Updated 11 months ago
• VLSI-JP / VLSI-JP.github.io
  ☆26Updated last week
• fujitsu / xbyak_translator_aarch64
  ☆45Updated last year
• ryuz / jelly
  Original FPGA platform
  ☆69Updated this week
• arata-nvm / tablegen-lsp
  A language server for TableGen and a VSCode extension
  ☆16Updated this week
• fujitsu / dnnl_aarch64
  ☆53Updated 4 years ago