Alternatives and similar repositories for onikiri2:

Users that are interested in onikiri2 are comparing it to the libraries listed below

• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 9 months ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• RIKEN-RCCS / riken_simulator
  This is the git repository for RIKEN simulator designed to simulate the binary code for Fujitsu A64FX.
  ☆36Updated 4 years ago
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 4 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆105Updated 3 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆45Updated 4 years ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 4 years ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• Hara-Laboratory / subrisc
  SubRISC: Simple Instruction-Set Computer for IoT edge devices
  ☆16Updated 6 years ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆103Updated 2 months ago
• tmatsuya / wiki
  ☆38Updated 8 years ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated 8 months ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• nananapo / veryl-riscv-book
  Write RISC-V CPU in Veryl
  ☆31Updated 3 weeks ago
• ryuz / jelly
  Original FPGA platform
  ☆62Updated last week
• shioyadan / advanced-computer-organization
  ☆159Updated 7 months ago
• shioyadan / meno
  Meno is a tool that visualizes hierarchical data, such as the sizes of directory trees or synthesized circuit sizes. It can be built into…
  ☆11Updated last week
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆22Updated 6 months ago
• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆21Updated 4 years ago
• cpu-dev / cpu-dev.github.io
  ☆15Updated 5 years ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆37Updated 4 months ago
• i4kimura / chisel-minicpu
  ☆14Updated 5 years ago
• diningyo / dirv
  This is my first trial project for designing RISC-V in Chisel
  ☆17Updated 11 months ago
• herumi / s_xbyak
  ASM generation tool for GAS/NASM/MASM with Xbyak-like syntax in Python
  ☆12Updated last month
• sakura-internet / nvme-pcie-to-fabrics-proxy
  (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…
  ☆20Updated 2 years ago
• Alignof / hikami
  A lightweight Type-1 hypervisor for RISC-V H-extension, featuring RISC-V extension emulation.
  ☆51Updated last month
• chadyuu / riscv-chisel-book
  ☆227Updated 2 years ago
• nekomaru0510 / Violet
  ☆13Updated 2 weeks ago
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆157Updated 5 months ago
• synthesijer / synthesijer
  ☆52Updated 8 months ago