taichi-ishitani / rggen
This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).
☆17Updated 5 years ago
Alternatives and similar repositories for rggen:
Users that are interested in rggen are comparing it to the libraries listed below
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Updated 3 months ago
- Import and export IP-XACT XML register models☆33Updated 5 months ago
- ☆26Updated last year
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆60Updated 2 weeks ago
- Generate address space documentation HTML from compiled SystemRDL input☆49Updated 6 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- SystemVerilog Logger☆17Updated 2 years ago
- Extensible FPGA control platform☆59Updated last year
- Python Tool for UVM Testbench Generation☆52Updated 10 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- ☆25Updated 3 years ago
- A CSV file parser, written in SystemVerilog☆25Updated 8 years ago
- Running Python code in SystemVerilog☆68Updated 8 months ago
- ☆31Updated last year
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Python interface for cross-calling with HDL☆31Updated last week
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Platform Level Interrupt Controller☆37Updated 10 months ago
- Doxygen with verilog support☆37Updated 6 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆43Updated last month
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- ☆33Updated last year
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated last month
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 6 months ago
- SystemVerilog Linter based on pyslang☆29Updated 2 months ago
- UART models for cocotb☆26Updated 2 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Updated last year
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆19Updated 4 months ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 4 years ago