This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).
☆18Aug 1, 2019Updated 7 years ago
Alternatives and similar repositories for rggen
Users that are interested in rggen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆56Jul 25, 2024Updated 2 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 10 years ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Jan 14, 2021Updated 5 years ago
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 5 years ago
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆38Jul 9, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Filelist generator☆21Sep 14, 2026Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆109Jan 29, 2022Updated 4 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆110Apr 14, 2026Updated 5 months ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 8 years ago
- ☆31Jun 13, 2021Updated 5 years ago
- Python like C++ Argument parser☆18Jun 16, 2019Updated 7 years ago
- ☆15May 10, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Half-precision floating point for NumPy☆13Nov 10, 2010Updated 15 years ago
- ☆24Feb 15, 2013Updated 13 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year
- General Purpose I/O agent written in UVM☆17Jun 29, 2017Updated 9 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆13Mar 16, 2018Updated 8 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- SystemRDL 2.0 language compiler front-end☆285Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆22Jun 4, 2020Updated 6 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- Derived from https://sourceforge.net/projects/v2kparse☆46Sep 10, 2015Updated 11 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 25, 2026Updated 3 months ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- ☆15Jul 3, 2024Updated 2 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- Import and export IP-XACT XML register models☆39Nov 5, 2025Updated 10 months ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Connecting SystemC with SystemVerilog☆43Mar 25, 2012Updated 14 years ago
- UVM Generator☆51May 9, 2024Updated 2 years ago
- Network on Chip Implementation written in SytemVerilog☆213Aug 27, 2022Updated 4 years ago
- A python replacement for the Tcl interface to quartus☆13Dec 3, 2016Updated 9 years ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago