This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).
☆18Aug 1, 2019Updated 6 years ago
Alternatives and similar repositories for rggen
Users that are interested in rggen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆54Jul 25, 2024Updated last year
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆73Jan 14, 2021Updated 5 years ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12May 31, 2016Updated 9 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆110Jan 29, 2022Updated 4 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆110Apr 14, 2026Updated 3 weeks ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆11Mar 23, 2018Updated 8 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- ☆30Jun 13, 2021Updated 4 years ago
- ☆15May 10, 2019Updated 6 years ago
- Python like C++ Argument parser☆18Jun 16, 2019Updated 6 years ago
- Half-precision floating point for NumPy☆13Nov 10, 2010Updated 15 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆24Feb 15, 2013Updated 13 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- ☆16Apr 17, 2022Updated 4 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated 11 months ago
- Filelist generator☆20Apr 23, 2026Updated 2 weeks ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆19Nov 23, 2023Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SystemRDL 2.0 language compiler front-end☆277Apr 10, 2026Updated 3 weeks ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15May 1, 2026Updated last week
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 6 months ago
- ☆15Jul 3, 2024Updated last year
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 10 years ago
- Connecting SystemC with SystemVerilog☆42Mar 25, 2012Updated 14 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆20Jun 4, 2020Updated 5 years ago
- A collection of Opal Kelly provided design resources☆18Nov 7, 2025Updated 6 months ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- UVM Generator☆50May 9, 2024Updated 2 years ago
- A python replacement for the Tcl interface to quartus☆13Dec 3, 2016Updated 9 years ago
- IP-core package generator for AXI4/Avalon☆23Nov 25, 2018Updated 7 years ago
- a playground for xilinx zynq fpga experiments☆50Nov 19, 2018Updated 7 years ago