RISC-V by VectorBlox
☆18Dec 14, 2015Updated 10 years ago
Alternatives and similar repositories for ORCA-risc-v
Users that are interested in ORCA-risc-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V by VectorBlox☆12Jul 19, 2017Updated 9 years ago
- A tiny inverter that can run all kinds of algorithms including grid on, grid off, parallel mode, .. PR, DQ, phase lock, ... in LOW VOLTAG…☆18Nov 8, 2023Updated 2 years ago
- Using STM32F103x and VS1053 module to play MP3 files☆12Sep 18, 2016Updated 9 years ago
- Filelist generator☆21Jun 23, 2026Updated last month
- small and independent checkpoint☆12Nov 4, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- General purpose RF IQ modulator using VGA graphics DAC☆11May 16, 2016Updated 10 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- OpenFlow Switch Hardware Implement Code☆11Jul 1, 2015Updated 11 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆33Jun 22, 2024Updated 2 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆14Jul 16, 2024Updated 2 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Smith-Waterman Acceleration on Intel’s FPGA with OpenCL for Long DNA Sequences☆19Jan 25, 2019Updated 7 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 7 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated last month
- Probe Scope GUI☆13Aug 26, 2019Updated 6 years ago
- OpenState-based fault resilient SDN pipeline design with programmable failure detection and recovery☆12Dec 9, 2015Updated 10 years ago
- Force Field X development has moved to the SchniedersLab area of GitHub.☆17Oct 4, 2019Updated 6 years ago
- 在 FreeRTOS 上使用 POSIX 接口，使用POSIX接口作为嵌入式软件隔离层，以STM32为例☆15Jun 17, 2026Updated last month
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- ☆12May 5, 2015Updated 11 years ago
- 😂 Predicts an emoji based on sentiment & semantic analyses for a test dataset based on a training dataset of tweets.☆10Mar 17, 2017Updated 9 years ago
- ☆16Oct 25, 2022Updated 3 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- CAN Protocol Controller☆43Jul 17, 2014Updated 12 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- RV1106_IPC☆19May 6, 2022Updated 4 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Basic Common Modules☆48Jul 16, 2026Updated last week
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 7 years ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 9 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- 2nd Place Team's Solution for Fashion IQ Challenge 2020☆17May 1, 2023Updated 3 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- TransNets model implemented using Pytorch 1.60 for the paper: Rose Catherine, William Cohen. TransNets: Learning to Transform for Recomme…☆15Feb 10, 2021Updated 5 years ago