paulscherrerinstitute / psi_fix
Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)
☆23Updated 9 months ago
Alternatives and similar repositories for psi_fix:
Users that are interested in psi_fix are comparing it to the libraries listed below
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago
- ☆21Updated 3 weeks ago
- A compact, configurable RISC-V core☆11Updated last month
- Example of Test Driven Design with VUnit☆14Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- ☆33Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆64Updated last week
- Interfacing VHDL and foreign languages with VUnit☆14Updated 5 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 3 months ago
- UART models for cocotb☆28Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆57Updated this week
- Open FPGA Modules☆23Updated 7 months ago
- VHDL String Formatting Library☆25Updated last year
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 8 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆22Updated 2 months ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated last year
- Library of reusable VHDL components☆28Updated last year
- Slides and lab instructions for the mastering MicroBlaze session☆35Updated 2 years ago
- VHDL related news.☆25Updated this week
- Python script to transform a VCD file to wavedrom format☆76Updated 2 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆11Updated 3 weeks ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 4 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆48Updated this week
- ☆13Updated 4 months ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆53Updated 7 months ago
- Standard and Curated cores, tested and working.☆11Updated 2 years ago
- Audio filtering with pyfda and cocotb☆10Updated 4 years ago