paulscherrerinstitute / psi_fixLinks
Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)
☆23Updated last year
Alternatives and similar repositories for psi_fix
Users that are interested in psi_fix are comparing it to the libraries listed below
Sorting:
- ☆32Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 5 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Example of Test Driven Design with VUnit☆14Updated 3 years ago
- Library of reusable VHDL components☆28Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆27Updated this week
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆21Updated last month
- UART models for cocotb☆29Updated 2 years ago
- A compact, configurable RISC-V core☆11Updated this week
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆73Updated 2 weeks ago
- ☆23Updated 3 months ago
- An open-source HDL register code generator fast enough to run in real time.☆72Updated last month
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆55Updated 3 weeks ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- VHDL package for reading formatted data from comma-separated-values (CSV) files☆23Updated 11 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆48Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated this week
- SpiceBind – spice inside HDL simulator☆48Updated last month
- VHDL String Formatting Library☆25Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 6 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- VHDL related news.☆25Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year