openrisc / or1200Links
OpenRISC 1200 implementation
☆169Updated 9 years ago
Alternatives and similar repositories for or1200
Users that are interested in or1200 are comparing it to the libraries listed below
Sorting:
- RISC-V CPU Core☆327Updated 11 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆538Updated 2 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- A simple RISC-V processor for use in FPGA designs.☆274Updated 9 months ago
- A 32-bit Microcontroller featuring a RISC-V core☆152Updated 7 years ago
- Support for Rocket Chip on Zynq FPGAs☆408Updated 6 years ago
- ☆238Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- VeeR EL2 Core☆278Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 2 weeks ago
- A simple, basic, formally verified UART controller☆303Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Bus bridges and other odds and ends☆560Updated last month
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- Basic RISC-V Test SoC☆125Updated 6 years ago
- Core description files for FuseSoC☆124Updated 4 years ago
- SystemC/TLM-2.0 Co-simulation framework☆247Updated last week
- Small footprint and configurable DRAM core☆414Updated last week
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- The OpenRISC 1000 architectural simulator☆74Updated last month
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆360Updated 7 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆669Updated this week
- RISC-V Torture Test☆195Updated 10 months ago
- Verilog implementation of a RISC-V core☆117Updated 6 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last week
- Comment on the rocket-chip source code☆179Updated 6 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆199Updated 7 months ago