openrisc / or1200

Related projects ⓘ

Alternatives and complementary repositories for or1200

• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆258Updated 4 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆494Updated 3 weeks ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆287Updated 5 months ago
• sifive / sifive-blocks
  Common RTL blocks used in SiFive's projects
  ☆179Updated 2 years ago
• AleksandarKostovic / Riscy-SoC
  Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
  ☆78Updated 5 years ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆386Updated 2 weeks ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆116Updated last year
• onchipuis / mriscv
  A 32-bit Microcontroller featuring a RISC-V core
  ☆147Updated 6 years ago
• openrisc / orpsoc-cores
  Core description files for FuseSoC
  ☆123Updated 4 years ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆199Updated 4 years ago
• chipsalliance / Cores-VeeR-EH2
  ☆214Updated last year
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆263Updated 2 months ago
• csail-csg / riscy
  Riscy Processors - Open-Sourced RISC-V Processors
  ☆72Updated 5 years ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆394Updated 5 years ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆252Updated this week
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆104Updated 5 years ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆287Updated 2 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆485Updated 9 months ago
• PulseRain / Reindeer
  PulseRain Reindeer - RISCV RV32I[M] Soft CPU
  ☆122Updated 5 years ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆164Updated 3 months ago
• cnrv / rocket-chip-read
  Comment on the rocket-chip source code
  ☆168Updated 6 years ago
• ridecore / ridecore
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆323Updated 7 years ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆224Updated 2 months ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆195Updated 2 weeks ago
• eliaskousk / parallella-riscv
  RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards
  ☆99Updated 5 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆513Updated this week
• subbdue / systemverilog.io
  Code used in
  ☆173Updated 7 years ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆264Updated last year
• optimsoc / optimsoc
  OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores
  ☆80Updated 3 years ago