openrisc / or1200Links
OpenRISC 1200 implementation
☆172Updated 9 years ago
Alternatives and similar repositories for or1200
Users that are interested in or1200 are comparing it to the libraries listed below
Sorting:
- The OpenRISC 1000 architectural simulator☆75Updated 5 months ago
- RISC-V CPU Core☆389Updated 4 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆556Updated 2 months ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 6 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 6 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- ☆245Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆277Updated last week
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- RISC-V Torture Test☆200Updated last year
- VeeR EL2 Core☆299Updated 2 weeks ago
- A 32-bit Microcontroller featuring a RISC-V core☆155Updated 7 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- Code used in☆197Updated 8 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆411Updated last month
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- A simple, basic, formally verified UART controller☆311Updated last year
- Yet Another RISC-V Implementation☆98Updated last year
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆363Updated 8 years ago
- ☆190Updated last year
- A port of FreeRTOS for the RISC-V ISA☆77Updated 6 years ago
- OpenXuantie - OpenE902 Core☆159Updated last year