openrisc / or1200
OpenRISC 1200 implementation
☆165Updated 9 years ago
Alternatives and similar repositories for or1200:
Users that are interested in or1200 are comparing it to the libraries listed below
- mor1kx - an OpenRISC 1000 processor IP core☆523Updated last week
- RISC-V CPU Core☆317Updated 9 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆411Updated last week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- Support for Rocket Chip on Zynq FPGAs☆408Updated 6 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆223Updated 4 months ago
- A 32-bit Microcontroller featuring a RISC-V core☆149Updated 7 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆344Updated 7 years ago
- VeeR EL2 Core☆268Updated last week
- Core description files for FuseSoC☆124Updated 4 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆247Updated 4 months ago
- ☆231Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- The root repo for lowRISC project and FPGA demos.☆596Updated last year
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆79Updated 5 years ago
- Instruction Set Generator initially contributed by Futurewei☆274Updated last year
- Comment on the rocket-chip source code☆177Updated 6 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆863Updated 5 years ago
- Basic RISC-V Test SoC☆119Updated 5 years ago
- Common SystemVerilog components☆593Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,029Updated last month
- Bus bridges and other odds and ends☆529Updated last month
- Simple RISC-V 3-stage Pipeline in Chisel☆563Updated 7 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆647Updated 4 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 5 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆322Updated 3 years ago
- A simple RISC-V processor for use in FPGA designs.☆269Updated 7 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆461Updated last month
- Labs to learn SpinalHDL☆148Updated 8 months ago