OpenRISC 1200 implementation
☆178Nov 11, 2015Updated 10 years ago
Alternatives and similar repositories for or1200
Users that are interested in or1200 are comparing it to the libraries listed below
Sorting:
- mor1kx - an OpenRISC 1000 processor IP core☆577Aug 21, 2025Updated 6 months ago
- OpenRISC Tutorials☆48Updated this week
- Core description files for FuseSoC☆125Jun 26, 2020Updated 5 years ago
- The OpenRISC 1000 architectural simulator☆77Apr 27, 2025Updated 10 months ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Linux kernel source tree☆34Feb 11, 2026Updated 3 weeks ago
- GCC port for OpenRISC 1000☆26Mar 29, 2025Updated 11 months ago
- OpenRISC processor IP core based on Tomasulo algorithm☆35Feb 18, 2022Updated 4 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Jan 15, 2016Updated 10 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆50Aug 24, 2024Updated last year
- ☆17Nov 25, 2017Updated 8 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆20Apr 9, 2013Updated 12 years ago
- OpenRISC Conference Website☆16Aug 15, 2024Updated last year
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- VeeR EL2 Core☆318Feb 23, 2026Updated last week
- HDL components to build a customized Wishbone crossbar switch☆14May 30, 2019Updated 6 years ago
- newlib OpenRISC development☆27Mar 30, 2025Updated 11 months ago
- Source for openrisc.io☆13Jun 29, 2025Updated 8 months ago
- Yet Another TruePosition GPSDO☆15Jun 4, 2022Updated 3 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Dec 23, 2018Updated 7 years ago
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- An open-source microcontroller system based on RISC-V☆1,010Feb 6, 2024Updated 2 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆22Dec 22, 2020Updated 5 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆540Nov 26, 2024Updated last year
- Balthazar's case and the design. Updates regularly as we progress.☆12Oct 22, 2024Updated last year
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆72Mar 31, 2018Updated 7 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Nov 2, 2025Updated 4 months ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- mirror of https://git.elphel.com/Elphel/x393_sata☆34May 12, 2020Updated 5 years ago