openrisc / or1200Links
OpenRISC 1200 implementation
☆170Updated 9 years ago
Alternatives and similar repositories for or1200
Users that are interested in or1200 are comparing it to the libraries listed below
Sorting:
- mor1kx - an OpenRISC 1000 processor IP core☆547Updated 2 months ago
- RISC-V CPU Core☆337Updated 2 weeks ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆153Updated 7 years ago
- Support for Rocket Chip on Zynq FPGAs☆409Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- VeeR EL2 Core☆288Updated 2 weeks ago
- ☆238Updated 2 years ago
- A simple RISC-V processor for use in FPGA designs.☆277Updated 10 months ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- RISC-V Torture Test☆196Updated 11 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Core description files for FuseSoC☆124Updated 4 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated last month
- Instruction Set Generator initially contributed by Futurewei☆288Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 3 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 6 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆325Updated 3 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆199Updated 8 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 7 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆258Updated 2 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 9 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆361Updated 7 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆869Updated 5 years ago
- ☆331Updated 9 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆158Updated 4 years ago
- Ariane is a 6-stage RISC-V CPU☆140Updated 5 years ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆370Updated last year
- Verilog implementation of a RISC-V core☆118Updated 6 years ago