openrisc / or1ksimView external linksLinks
The OpenRISC 1000 architectural simulator
☆77Apr 27, 2025Updated 9 months ago
Alternatives and similar repositories for or1ksim
Users that are interested in or1ksim are comparing it to the libraries listed below
Sorting:
- OpenRISC Tutorials☆45Feb 3, 2026Updated last week
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆15Mar 25, 2025Updated 10 months ago
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆17Sep 17, 2013Updated 12 years ago
- Core description files for FuseSoC☆124Jun 26, 2020Updated 5 years ago
- Extended and external tests for Verilator testing☆17Jan 25, 2026Updated 2 weeks ago
- OpenRISC 1200 implementation☆178Nov 11, 2015Updated 10 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆574Aug 21, 2025Updated 5 months ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆20Apr 9, 2013Updated 12 years ago
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Feb 22, 2018Updated 7 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- A proof-of-concept Gen-Z subsystem for Linux written against the Gen-Z Fabric Emulation Environment.☆11May 8, 2019Updated 6 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- A simple armv4 emulator with embedded freertos and linux operating system support, Demo:☆13Sep 12, 2021Updated 4 years ago
- Add-ons to FreeRTOS☆13Oct 8, 2014Updated 11 years ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Aug 2, 2019Updated 6 years ago
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 9 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆12Mar 9, 2018Updated 7 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- Neural Network Accelerator Simulator☆12May 19, 2016Updated 9 years ago
- An application to simulate Tomasulo's algorithm☆11Jan 16, 2014Updated 12 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆83Oct 2, 2019Updated 6 years ago
- ☆38Nov 14, 2024Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 10 months ago
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- SPI core☆12Jul 17, 2014Updated 11 years ago
- nucleus os source code☆16Jan 7, 2020Updated 6 years ago
- RISC-V Virtual Prototype☆186Dec 13, 2024Updated last year
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Jan 12, 2026Updated last month