The OpenRISC 1000 architectural simulator
☆80Apr 27, 2025Updated last year
Alternatives and similar repositories for or1ksim
Users that are interested in or1ksim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenRISC Tutorials☆50Jul 18, 2026Updated last month
- Core description files for FuseSoC☆125Jun 26, 2020Updated 6 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆17Mar 25, 2025Updated last year
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆17Sep 17, 2013Updated 12 years ago
- GCC port for OpenRISC 1000☆26Mar 29, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Extended and external tests for Verilator testing☆19Aug 21, 2026Updated last week
- OpenRISC 1200 implementation☆182Nov 11, 2015Updated 10 years ago
- A simple armv4 emulator with embedded freertos and linux operating system support, Demo:☆15Sep 12, 2021Updated 4 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆587Jun 6, 2026Updated 2 months ago
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- Fork of Verilator with prebuilt Ubuntu binaries (https://www.veripool.org/wiki/verilator)☆24Jun 28, 2022Updated 4 years ago
- newlib OpenRISC development☆27Jul 18, 2026Updated last month
- Source for openrisc.io☆13Jul 9, 2026Updated last month
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 10 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 11 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 10 years ago
- An application to simulate Tomasulo's algorithm☆11Jan 16, 2014Updated 12 years ago
- ☆42Oct 26, 2021Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SPI core☆12Jul 17, 2014Updated 12 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆31Nov 24, 2024Updated last year
- ☆13Mar 9, 2018Updated 8 years ago
- TCP/IP controlled VPI JTAG Interface.☆71Jan 16, 2025Updated last year
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- OpenRISC 1000 port for sourceware.org's src tree (binutils, gdb, newlib, etc.)☆19Mar 12, 2016Updated 10 years ago
- SAP-1 CPU in Verilog for the Mojo FPGA board - has seperate address bus.☆13Jun 28, 2020Updated 6 years ago
- Linux kernel source tree☆35Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆21Apr 9, 2013Updated 13 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Aug 18, 2026Updated last week
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- ☆136Aug 14, 2026Updated 2 weeks ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- Neural Network Accelerator Simulator☆12May 19, 2016Updated 10 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago