openrisc / or1ksimLinks
The OpenRISC 1000 architectural simulator
☆76Updated 3 months ago
Alternatives and similar repositories for or1ksim
Users that are interested in or1ksim are comparing it to the libraries listed below
Sorting:
- OpenRISC 1200 implementation☆171Updated 9 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 4 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- ☆49Updated 3 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- A port of FreeRTOS for the RISC-V ISA☆77Updated 6 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆109Updated 6 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆106Updated 7 years ago
- OpenSPARC-based SoC☆69Updated 11 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- open-source SDKs for the SCR1 core☆74Updated 9 months ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆64Updated 5 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- RISC-V Frontend Server☆63Updated 6 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- Revision Control Labs and Materials☆24Updated 7 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆154Updated 7 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago