openrisc / or1ksimLinks
The OpenRISC 1000 architectural simulator
☆76Updated 3 months ago
Alternatives and similar repositories for or1ksim
Users that are interested in or1ksim are comparing it to the libraries listed below
Sorting:
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆88Updated 4 years ago
- OpenRISC 1200 implementation☆171Updated 9 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆109Updated 6 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- OpenSPARC-based SoC☆69Updated 11 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆153Updated 7 years ago
- Yet Another RISC-V Implementation☆96Updated 10 months ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆64Updated 5 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- ☆49Updated 2 months ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆104Updated 7 years ago
- OpenRISC Tutorials☆44Updated this week
- A port of FreeRTOS for the RISC-V ISA☆76Updated 6 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- ☆64Updated 6 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago