The OpenRISC 1000 architectural simulator
☆78Apr 27, 2025Updated 11 months ago
Alternatives and similar repositories for or1ksim
Users that are interested in or1ksim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenRISC Tutorials☆49Apr 3, 2026Updated 2 weeks ago
- Core description files for FuseSoC☆125Jun 26, 2020Updated 5 years ago
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆18Sep 17, 2013Updated 12 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆16Mar 25, 2025Updated last year
- GCC port for OpenRISC 1000☆26Mar 29, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Extended and external tests for Verilator testing☆17Apr 13, 2026Updated last week
- OpenRISC 1200 implementation☆180Nov 11, 2015Updated 10 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆581Aug 21, 2025Updated 7 months ago
- A padring generator for ASICs☆26May 17, 2023Updated 2 years ago
- A simple armv4 emulator with embedded freertos and linux operating system support, Demo:☆13Sep 12, 2021Updated 4 years ago
- newlib OpenRISC development☆27Mar 30, 2025Updated last year
- Source for openrisc.io☆13Jun 29, 2025Updated 9 months ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 9 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- An application to simulate Tomasulo's algorithm☆11Jan 16, 2014Updated 12 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SPI core☆12Jul 17, 2014Updated 11 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Jan 16, 2025Updated last year
- A simple C++ CMake project to jump-start development of SystemC models and systems☆30Nov 24, 2024Updated last year
- SAP-1 CPU in Verilog for the Mojo FPGA board - has seperate address bus.☆13Jun 28, 2020Updated 5 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- A curated list of awesome Ethereum tutorials, articles, and resources.☆12Apr 10, 2018Updated 8 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆64Mar 13, 2026Updated last month
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆21Apr 9, 2013Updated 13 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆12Mar 9, 2018Updated 8 years ago
- ☆121Nov 11, 2025Updated 5 months ago
- Linux kernel source tree☆34Feb 11, 2026Updated 2 months ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago