Alternatives and similar repositories for or1ksim

Users that are interested in or1ksim are comparing it to the libraries listed below

• openrisc / tutorials

  View on GitHub
  OpenRISC Tutorials
  ☆45Feb 3, 2026Updated last week
• janweinstock / or1kmvp

  View on GitHub
  An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
  ☆15Mar 25, 2025Updated 10 months ago
• embecosm / esp1-systemc-tlm

  View on GitHub
  Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models
  ☆17Sep 17, 2013Updated 12 years ago
• openrisc / orpsoc-cores

  View on GitHub
  Core description files for FuseSoC
  ☆124Jun 26, 2020Updated 5 years ago
• verilator / verilator_ext_tests

  View on GitHub
  Extended and external tests for Verilator testing
  ☆17Jan 25, 2026Updated 2 weeks ago
• openrisc / or1200

  View on GitHub
  OpenRISC 1200 implementation
  ☆178Nov 11, 2015Updated 10 years ago
• openrisc / mor1kx

  View on GitHub
  mor1kx - an OpenRISC 1000 processor IP core
  ☆574Aug 21, 2025Updated 5 months ago
• foshardware / lsc

  View on GitHub
  Libre Silicon Compiler
  ☆22Apr 13, 2021Updated 4 years ago
• Galland / LEON2

  View on GitHub
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆20Apr 9, 2013Updated 12 years ago
• hsufit / RISCV-SIM

  View on GitHub
  A risc-v simulator based on SystrmC
  ☆14Jan 7, 2022Updated 4 years ago
• YosysHQ / padring

  View on GitHub
  A padring generator for ASICs
  ☆25May 17, 2023Updated 2 years ago
• texane / vhdl

  View on GitHub
  vhdl related contents
  ☆11Apr 27, 2020Updated 5 years ago
• CMU-SAFARI / MIG-7-PHY-DDR3-Controller

  View on GitHub
  A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.
  ☆11Aug 22, 2021Updated 4 years ago
• DreamCloud-Project / McSim-Cycle-accurate-NoC

  View on GitHub
  Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level
  ☆11Feb 22, 2018Updated 7 years ago
• DreamCloud-Project / McSim-TLM-NoC

  View on GitHub
  Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level
  ☆10Aug 30, 2016Updated 9 years ago
• linux-genz / EmerGen-Z

  View on GitHub
  A proof-of-concept Gen-Z subsystem for Linux written against the Gen-Z Fabric Emulation Environment.
  ☆11May 8, 2019Updated 6 years ago
• lawrie / tiny_ram_soc

  View on GitHub
  Picorv32 SoC that uses only BRAM, not flash memory
  ☆13Nov 27, 2018Updated 7 years ago
• hxdyxd / arm_emulator

  View on GitHub
  A simple armv4 emulator with embedded freertos and linux operating system support, Demo:
  ☆13Sep 12, 2021Updated 4 years ago
• embedded2014 / freertos-plus

  View on GitHub
  Add-ons to FreeRTOS
  ☆13Oct 8, 2014Updated 11 years ago
• walkingtospace / MIPSR10K

  View on GitHub
  MIPS R10000 architecture simulator with C++
  ☆10Jun 8, 2023Updated 2 years ago
• eanchlia / NN_Network_On_Chip

  View on GitHub
  Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…
  ☆12Feb 12, 2019Updated 7 years ago
• CMU-SAFARI / CROW

  View on GitHub
  Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …
  ☆15Aug 2, 2019Updated 6 years ago
• riscvarchive / riscv-4th-workshop-tutorials

  View on GitHub
  4th RISC-V Workshop Tutorials
  ☆13Jul 19, 2016Updated 9 years ago
• vsdip / rvmyth_avsddac_interface

  View on GitHub
  ☆15Dec 2, 2021Updated 4 years ago
• ShonTaware / LowPower

  View on GitHub
  Various low power labs using sky130
  ☆13Sep 3, 2021Updated 4 years ago
• Digilent / Genesys2

  View on GitHub
  ☆12Mar 9, 2018Updated 7 years ago
• freecores / an-fpga-implementation-of-low-latency-noc-based-mpsoc

  View on GitHub
  NoC based MPSoC
  ☆11Jul 17, 2014Updated 11 years ago
• ysalpha / DeepWater

  View on GitHub
  Neural Network Accelerator Simulator
  ☆12May 19, 2016Updated 9 years ago
• harshasrisri / tomasulo

  View on GitHub
  An application to simulate Tomasulo's algorithm
  ☆11Jan 16, 2014Updated 12 years ago
• ArchC / riscv

  View on GitHub
  RISC-V processor model
  ☆11Nov 10, 2020Updated 5 years ago
• freecores / ethmac

  View on GitHub
  Ethernet MAC 10/100 Mbps
  ☆83Oct 2, 2019Updated 6 years ago
• efabless / caravel_board

  View on GitHub
  ☆38Nov 14, 2024Updated last year
• shalan / Chameleon_SoC

  View on GitHub
  AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...
  ☆13Mar 28, 2025Updated 10 months ago
• hichem / I2C

  View on GitHub
  SystemC Design of a Master/Slave I2C Bus
  ☆18Aug 14, 2015Updated 10 years ago
• freecores / simple_spi

  View on GitHub
  SPI core
  ☆12Jul 17, 2014Updated 11 years ago
• zhroot / nucleus-os

  View on GitHub
  nucleus os source code
  ☆16Jan 7, 2020Updated 6 years ago
• agra-uni-bremen / riscv-vp

  View on GitHub
  RISC-V Virtual Prototype
  ☆186Dec 13, 2024Updated last year
• RTimothyEdwards / irsim

  View on GitHub
  IRSIM switch-level simulator for digital circuits
  ☆36Nov 13, 2025Updated 3 months ago
• Arteris-IP / tlm2-interfaces

  View on GitHub
  contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols
  ☆63Jan 12, 2026Updated last month